SHA-384/512
SHA-384 and SHA-512 Secure Hash Crypto Engine

SHA-384/512 Block Diagram

The SHA-384/512 is a high-throughput, and compact hardware implementation of the SHA-384 and the SHA-512 cryptographic hash functions provisioned by the FIPS180-4 standard.

The core is designed for ease of use and integration and adheres to industry-best coding and verification practices. Technology mapping, and timing closure are trouble-free, as the core contains no multi-cycle or false paths, and uses only rising-edge-triggered D-type flip-flops, no tri-states, and a single-clock/reset domain. The SHA-384/512 core features a simple input and output data interface. Support for AMBA bus interfaces and integration with an external DMA are available as options.

The highly reliable SHA-384/512 has been production-proven in several ASIC and FPGAs designs.

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available. 

Deliverables

The core is available in RTL (VHDL or Verilog) source code or as a targeted FPGA netlist. Its deliverable package includes the following:

  • Sophisticated self-checking HDL testbench
  • C Model & test vector generator
  • Sample simulation & synthesis scripts
  • User documentation

The SHA-384/512 is a purely digital design and it can be mapped to any ASIC technology. The following are sample results with all core I/Os assumed to be routed on-chip. The provided figures do not represent the higher speed or smaller area for the core. Please contact CAST to get characterization data for your target configuration and technology.

Technology Logic
Resources		 Memory
Resources		 Freq.
(MHz)		 Throughput
(Mbps)
TSMC 16nm 24,300 Eq. Gates - 1,700 21,49
TSMC 28nm HPC 21,200 Eq. Gates - 1,700 21,49
TSMC 40nm G 27,400 Eq. Gates - 1,700 21,49

The SHA-384/512 can be mapped to any Altera FPGA device (provided sufficient silicon resources are available). The following are sample results with all core I/Os assumed to be routed on-chip. The provided figures do not represent the higher speed or smaller area for the core. Please contact CAST to get characterization data for your target configuration and technology.

Technology Logic
Resources		 Memory
Resources		 Freq.
(MHz)		 Throughput
(Mbps)
Agilex (-2) 1,872 ALMs - 375 4,741
Arria 10 GX (-1) 1,930 ALMs 4 RAMB 250 3,160

The SHA-384/512 can be mapped to any AMD FPGA device (provided sufficient silicon resources are available). The following are sample results with all core I/Os assumed to be routed on-chip. The provided figures do not represent the higher speed or smaller area for the core. Please contact CAST to get characterization data for your target configuration and technology.

Technology Logic
Resources		 Memory
Resources		 Freq.
(MHz)		 Throughput
(Mbps)
Kintex UltraScale (-1) 2,132 LUT - 275 3,477
Kintex UltraScale+ (-1) 1,974 LUT - 350 4,425
Virtex UltraScale (-2) 2,304 LUT - 475 6,005
Versal (-2MP) 2,453LUT - 375 4,741

Related Content

  • Custom-hardware accelerator for the SHA-384 and SHA-512 cryptographic hash functions

  • Compliant to FIPS 180-4 with maximum message length up to (2128 – 1) bits

  • High throughput:

    • 81 clock-cycles per 1024-bit input block

    • Throughput scaling with multiple clock instances.

  • Small Silicon footprint: 15k-20k Gates

  • Easy integration & implementation

    • Fully synchronous, uses only the rising clock edge, single-clock domain, no false or multicycle timing paths, scan-ready, LINT-clean, reusable design

    • Simple input and output interfaces optionally bridged to AMBA™ interfaces or integrated with a DMA engine.

  • Available in VHDL or Verilog source code format, or as a targeted netlist  for AMD/Xilinx, Intel FPGA, Lattice, Microsemi, or other FPGA devices

  • Complete deliverables include test benches, C model, and test vector generator

  • Multiple times production-proven in ASIC and FPGA designs

SHA-384/512 Brief (ASIC)
SHA-384/512 Brief (ALTERA)
SHA-384/512 Brief (AMD)
Related Products

SHA-256

256-bit SHA Secure Hash Crypto Engine

SHA-3

SHA-3 Secure Hash Crypto Engine

GEON-SoC

SoC Security Platform / Hardware Root of Trust

AES

Advanced Encryption Standard Engine

ASCON-F

ASCON Authenticated Encryption & Hashing Engine

Let's talk about your project and our IP solutions

Request Info

This core implements encryption functions and as such it is subject to export control regulations. Export to your country may or may not require a special export license. Please contact CAST to determine what applies in your specific case.