A family of silicon IP cores for GZIP/ZLIB/Deflate lossless compression and decompression. The IP cores of the family are highly configurable to allow fine-tuning ...
Silicon IP Cores
Low-Power Deeply Embedded RISC-V Processor
xSPI, HyperBus™, and Xccela™ Serial Memory Controller
Multiport TSN Ethernet Switch
1G/10G TCP/IP Hardware Stack
CAN 2.0, CAN FD, and CAN XL Bus Controller
SHA-3 Secure Hash Crypto Engine
ASCON Authenticated Encryption & Hashing Engine
100G UDP/IP Hardware Protocol Stack
See all Blog Posts • See all Press Releases
Santa Clara, California
Learn and discuss the latest in RISC-V and visit exhibiting sponsor CAST
San Jose, CA
Visit CAST for our latest Lattice IP news and a product demo.