Silicon IP Cores
I2C & SMBus Controller
The I2C-SMBUS core implements a serial interface controller for the Inter-Integrated Circuit (I2C) bus and the System Management Bus (SMBus). The core is also suitable for implementing controllers for the Power Management Bus (PMBUS).
The core can be programmed to operate either as a bus master or a slave, and it is easy to program and integrate. An arbitration mechanism allows operation in a multiple master bus and the SMBus provisioned clock synchronization mechanism allows fast-master/slow-slave communication. Furthermore, the core detects timeout and errors to prevent bus deadlocks, and can filter out glitches on the serial line. The control, status, and data registers of the I2C-SMBUS core are accessible via an AMBA APB or a generic memory mapped interface.
The I2C-SMBUS is a microcode-free design developed for reuse in ASIC and FPGA implementations. The design uses rising-edge-triggered flip-flops only with the reset type (i.e. asynchronous and/or synchronous) being configurable at synthesis time. Furthermore, the core does not use tri-states; therefore scan insertion is straightforward.
The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.
- RTL source code or targeted FPGA netlist
- Sample simulation and synthesis script
- Extensive documentation
- Sample SMBus software driver
The I2C-SMBUS can be mapped to any ASIC technology or FPGA device (provided sufficient silicon resources are available). The following table provides sample performance and resource utilization data. Please contact CAST to get characterization data for your target configuration and technology.
|Technology||Core Area (w/o Timer)||Timer Area||Core/Bus Clock Frequency|
|TSMC 90nm process||1,650 gates||600 gates||100 MHz|
|TSMC 40nm process||1,900 gates||700 gates||100 MHz|
The I2C-SMBUS can be mapped to any ASIC technology or FPGA device (provided sufficient silicon resources are available). The following table provides sample Intel performance and resource utilization data core configured with an APB interface and the optional timer instantiated.. Please contact CAST to get characterization data for your target configuration and technology.
|Family||Device||Logic||Memory Bits||Clock Freq.|
|Cyclone IV GX||EP4CGX15BF14C6||598 LEs||0||175 MHz|
|Cyclone V||5CEFA2F23I7||281 ALMs||0||175 MHz|
The I2C-SMBUS can be mapped to any ASIC technology or FPGA device (provided sufficient silicon resources are available). The following table provides sample Xilinx performance and resource utilization data for the core configured with an APB interface and the optional timer instantiated. Please contact CAST to get characterization data for your target configuration and technology.
|Kintex UltraScale||xcku025-2||566||0||100 MHz|
|Kintex UltraScale+||xcku3p-2||566||0||100 MHz|
- Phillips I2C
- SMBus Version 2.0 & 3.0
- PMBus Version 1.2 or earlier
- Master Transmitter Mode
- Master Receiver Mode
- Slave Receiver Mode
- Slave Transmitter Mode
- Seven-bit Addressing
- Byte-wide Transfers
- Bus Arbitration
- Clock signal (SCL) generation (in master mode) and data synchronization
- START/STOP Timing detection and generation
- Timeout/Bus error detection
- Clock-Low Extension to allow fast-master slow-slave communication
- Configurable glitches filter for clock and data serial lines
- Bus status reporting
- A pair of unidirectional signals for SCL and SDA
- Control for the serial line buffers/drivers
- 32-bit APB or 8-bit generic (8051-like) for register access
- Interrupt line
- Core operates on the host-interface clock
- Reference clock signals used to generate the serial clock (SCL)