SENT/SAE J2716 Receiver & Transmitter
- Fast and Slow Channel Transmit or Receive
- CRC generation for Transmitter, and CRC checking for Receiver
- All types of SENT Frames
- Programmable data length (4 to 24 bits) for Fast Channel Frames
- Short (8-bit data) and Enhanced (12- or 16-bit data) Message Formats for Slow Channel
- Optional Pause Pulse with programmable length
- Supports inverted SENT protocol
Short PWM Code (SPC) Receiver & Transmitter
- Allows up to four sensors (transmitters) to use the same physical SENT connection
- Programmable master trigger pulse length
Ease of Integration
- 32-bit APB interface, and comprehensive set of interrupts
- Programmable 4-bit clock divider and high precision 16-bit clock pre-scale
- Receive and Transmit FIFO of configurable size for Fast Channel data
- Run-time programmable configuration registers
- Synthesis-time defined reset values for all registers, enables data transmit without control from host processor
- LINT-clean, single-clock domain, scan-ready design
Call or click.
- CAN-CTRL CAN 2.0 & CAN FD Bus Controller Core
- CANFD-RD CAN 2.0 & CAN FD Reference Design
- CANFD-RxTx High-Speed CAN FD Transceiver Daughter Card
- CAN-Xactor Verification IP for the CAN 2.0 & CAN FD Bus Controller Core
- LIN LIN Bus Master/Slave Controller Core
- TSN_CTRL TSN Ethernet Subsystem
- IEEE802_1AS IEEE 802.1AS Hardware Protocol Stack
CSENTSENT/SAE J2716 Controller Core
The CSENT core implements a controller for the Single Edge Nibble Transmission (SENT) protocol. It complies with the SAE J2716 standard and also the industry de-facto standard Short PWM Code (SPC) protocol, and can be used for conveying data from one or multiple sensors to a centralized controller using a single SENT line.
The CSENT core can be configured as a Transmitter and/or as a Receiver, and therefore it is suitable for adding a SENT interface to devices transmitting sensor data or to controllers receiving sensor data. It provides access to its control, status, and data registers via a 32-bit APB bus interface, and a comprehensive set of interrupt signals facilitates interrupt-based operation. The core allows for Transmitter operation without requiring any external programming or control. The reset values for all its control registers are defined at synthesis time, and at run time the system only needs to write sensor data to the core.
The CSENT core is designed with industry best practices. The core contains no latches or tri-sates, and is fully synchronous with a single clock domain. The core is available in Verilog RTL or as targeted FPGA netlist. Deliverables provide everything required for a successful implementation, including sample scripts, an extensive testbench, and comprehensive documentation.
This core can be mapped to any any Intel, Lattice, MicroSemi, or Xilinx programmable device, or to any ASIC technology, provided sufficient silicon resources are available. Please contact CAST Sales to get accurate characterization data for your specific implementation requirements. Meanwhile, we provide the following representative results (each in a new pop-up window):
The CSENT core is suitable for designing low-cost digital automotive sensors, and automotive controller units.
The core includes everything required for successful implementation:
Source code Verilog RTL or targeted netlist
Sample synthesis and simulation scripts