The H264-E-BPS IP core is a video encoder supporting the Constrained Baseline Profile of the ISO/IEC 14496-10/ITU-T H.264 standard. It implements an energy-efficient hardware architecture that is optimized for ultra-low-latency video streaming at low bit rates.

The H264-E-BPS encoder requires less than half the silicon area of most competing hardware encoders—approximately 125K gates—allowing for very cost-effective ASIC or FPGA implementations. Its small silicon footprint, low external memory bandwidth requirements, and zero software overhead enable H.264 coding at an extremely low energy cost. The encoder is able to process UHD/4K video when mapped on modern ASIC technologies, and Full-HD when mapped on FPGAs.

Despite being small, the H264-E-BPS produces high quality video, especially at low bit rates, and is suitable for systems with low-latency requirements. It uses constant quantization to output video streams of Variable Bit Rate (VBR), or automatically regulates quantization multiple times within a frame to output Constant Bit Rate (CBR) streams. In CBR mode it responds rapidly to temporal or spatial changes in the video content. This can be combined with an artifacts-free Intra-Refresh coding implementation to effectively eliminate bit rate peaks, while preserving the periodic intra-coded references. As a result, the stream buffers can be smaller than those typically required, and the end-to-end latency can be brought down to frame or sub-frame levels. Video quality at low bit rates is preserved, as the encoder intelligently uses block-skipping and quantization coefficient thresholding to reduce bit rate at minimal quality loss, and uses the in-loop deblocking filter to eliminate the blocking artifact.

**Block Diagram**

The core was designed for ease of use and integration. Once initially programmed, it operates without any assistance from the host processor. The encoder’s memory interface is extremely flexible: it operates on a separate clock domain, is independent from the external memory type and memory controller, and is tolerant to large latencies. The core is optionally delivered with a raster-to-block converter, and wrappers for AMBA® AHB, AXI, or AXI-Stream buses are available.

Customers can further decrease their time to market by using CAST’s integration services to receive complete video encoding subsystems. These integrate the encoder core with video and networking interface controllers, networking stacks, or other CAST or third-party IP cores.

The H264-E-BPS IP core is designed using with industry best practices and has been multiple times production proven. Its deliverables include a complete verification environment and a bit-accurate software model.
H.264 Cores Family

Coding Tools

- Variable Bit Rate with Constant Qp (VBR-CQP) and Constant Bit Rate (CBR) output with CAVLC Encoding
- Efficient Inter- and Intra- Prediction
  - Motion vector up to \(-16.00/+15.75\) pixels down to \(\frac{1}{4}\) pel accuracy
  - All intra16x16 and most intra 4x4 modes
- Options for improved error resilience
  - Multiple slices per frame
  - Intra-only coding
- Options for better quality at low bit rates
  - Block skipping
  - Deblocking filter
  - Separate quantization values for luma and chroma
  - Thresholding of quantized transform coefficient

Smaller Intra-Only Version

The encoder core can be limited to operate in Intra-Only mode (H264-BIS version). Under this configuration, no external memory is required, and the core’s size is further reduced.

The compression efficiency of H.264 Intra-only coding is superior to that of JPEG and comparable to JPEG2000. With Intra-only coding each frame is compressed independently simplifying video editing, and enhancing error resilience.

H.264 Cores Family

The H264-E-HIS is one member of the family of H.264 cores that CAST offers. The following tables summarize the family’s encoders and decoders and highlight the cores’ basic features.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Cycles/ Pixel</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>2.5</td>
<td>2 or 1</td>
<td></td>
</tr>
<tr>
<td>Silicon Resources *</td>
<td>Very Small</td>
<td>Small</td>
<td>Small</td>
<td>Moderate</td>
<td>Moderate-High</td>
<td></td>
</tr>
<tr>
<td>Profile</td>
<td>Constrained Baseline</td>
<td>Constrained Baseline</td>
<td>Main</td>
<td>Constrained Baseline</td>
<td>High 10 Intra</td>
<td></td>
</tr>
<tr>
<td>Slices Types</td>
<td>IDR</td>
<td>IDR, P</td>
<td>IDR, P</td>
<td>IDR</td>
<td>IDR, P</td>
<td></td>
</tr>
<tr>
<td>Chroma Formats</td>
<td>4:2:0</td>
<td>4:2:0</td>
<td>4:2:0</td>
<td>4:2:0</td>
<td>4:2:0</td>
<td></td>
</tr>
<tr>
<td>Bits per sample</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8, 10</td>
<td></td>
</tr>
<tr>
<td>Progressive/Interlaced</td>
<td>✓ / ✓</td>
<td>✓ / ✓</td>
<td>✓ / ×</td>
<td>✓ / ×</td>
<td>✓ / ✓</td>
<td></td>
</tr>
<tr>
<td>Multiple video channels</td>
<td>Optional</td>
<td>Optional</td>
<td>Optional</td>
<td>Optional</td>
<td>Optional</td>
<td></td>
</tr>
<tr>
<td>CAVLC / CABAC</td>
<td>✓ / ×</td>
<td>✓ / ×</td>
<td>✓ / ✓</td>
<td>✓ / ✓</td>
<td>✓ / ✓</td>
<td></td>
</tr>
<tr>
<td>CBR and VBR</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Intra-Refresh</td>
<td>N/A</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>N/A</td>
<td></td>
</tr>
<tr>
<td>Multiple Slices</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Compressed Frame Store</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>✓</td>
<td>N/A</td>
<td></td>
</tr>
</tbody>
</table>

* Very Small <100k Gates, Small < 200k Gates, Moderate < 500K Gates, and High > 500K Gates

Silicon Resources Utilization

The H264-E-BPS synthesizes to approximately 125K gates and requires 133 kbit/s of internal memory. The intra-only H264-E-BIS version synthesizes to approximately 70K gates and 60 kbit/s of memory. Both versions can process UHD/4K at 30fps on modern ASIC technologies.

Deliverables

The core is available in source-code HDL (Verilog or VHDL) or as a targeted netlist, and its deliverables include everything required for successful implementation:

- Sophisticated self-checking Testbench
- Synthesis scripts.
- Simulation script, vectors and expected results.
- Software (Bit-Accurate Model and test vector generator)
- Comprehensive user documentation.

Evaluation

Potential customers can readily evaluate the video encoder’s compression efficiency by using:

- Available sample compressed video streams
- The available Bit-Accurate Model with your choice of input videos
- The Video over IP reference design with video captured over an HDMI interface

Please contact CAST to arrange for your evaluation.