xSPI-MC

xSPI, HyperBus™, and Xccela™ Serial Memory Controller



The xSPI-MC core is a versatile serial/SPI memory controller, which allows a system to easily detect and access the attached memory device or directly boot from it. The controller core supports most of the proprietary SPI protocols used by Flash and PSRAM device vendors

and is compatible to JEDEC's eXpanded SPI (xSPI), HyperBus™ and Xccela™ standards.

The core allows the system to interface with one or more serial memory devices in one of the following modes: a) in Slave mode by accessing its registers via an AHB slave interface, b) in DMA mode where the system programs the internal DMA engine, and then the core accordingly drives its AHB master interface, c) in Access In-Place (AIP) mode where the core allows the system to directly access the SPI memory address space via an AHB or AXI slave interface, d) in Boot-Image copy mode where after reset the core will autonomously copy an amount of data (boot-image) from the SPI memory to the AHB address space (e.g. on a shadow RAM, or DRAM) using its AHB master interface.

This memory controller can work with single, dual, quad, twin-quad, octal or 16x SPI memory devices. To enable use with memory devices from different vendors, the core offers two ways of configuring the device-specific parameters: a) via registers, where the system is responsible to identify the connected flash device and program the appropriate values to the core's registers and b) by using the auto-configuration feature, where the core will autonomously identify the connected memory device and program itself accordingly. The auto-configuration functionality uses a user-provided memory that stores a list of automatically identifiable devices along with their features.

The xSPI-MC can be easily configured to match different application requirements. The instantiation of the DMA engine and the auto-configuration logic, the maximum number of memory devices that the core supports, and the reset values for all configuration registers, are some of the design parameters that can be controlled by means of simple Verilog defines.

The core can be implemented in any Intel® FPGA technology, as it is delivered with a synthesizable soft-PHY, and does not use any process-specific modules. Sample timing constraints are provided with the core and optional technology mapping support is available.

Block Diagram





www.cast-inc.com • info@cast-inc.com Contents subject to change without notice. Trademarks are the property of their respective owners

FEATURES

SPI Memory Controller

- Supports xSPI (JEDEC's JESD251), HyperBus™, Xccela™ and most proprietary SPI memory interfaces
- Works with Serial NOR flash, NAND-Flash, PSRAM and HyperRAM[™] devices

Flexible Access Modes

- AIP/XIP Allows AHB bus masters to read (XIP) or optionally read and write (AIP) directly from the serial memory with zero software overhead
- DMA Optional DMA engine can be programmed to transfer data from/to system to/from the serial memory
- Boot-Image Copy After reset, the core autonomously copies data from the serial memory to the AHB address space
- Slave Mode System accesses core registers to transfer data to/from the serial memory

Easy Configuration

- Run-time SPI protocol programmable parameters:
 - Single, Dual, Quad, Twin-Quad, Octal and 16x SPI lanes
 - Single and Dual Transfer Rate (STR and DTR) SPI lanes
 - Bit-length and number of SPI lanes used for command, address, latency (dummy cycle), and data
 - Command encoding
- Programming options:
 - Automatically after reset a list of automatically identifiable devices is provided to the core in an external memory
 - At run time via configuration registers programming
 - At synthesis time Verilog defines for reset values of all configuration registers

Process-Independent Soft PHY

- Synthesizable, soft PHY and sample timing constraints included
- Optional technology mapping support available

Deliverables

- Verilog source or FPGA netlist
- User Documentation
- Testbench and sample synthesis and simulation scripts

Ŧ

Versions and Configuration Options

The xSPI-MC is a highly configurable core and it is available in four versions as shown in the table below.

Version Name	xSPI-MC	xSPI-MC-NOR	xSPI-MC-PSRAM	xSPI-MC-NAND
Short Description / Features	Serial Mem. Controller	Serial NOR Flash Mem. Controller	Serial PSRAM Mem. Controller	Serial NAND Flash Mem. Controller (*3)
AHB AIP/XIP Slave I/F	~	\checkmark	~	\checkmark
AXI AIP/XIP Slave Interface	\checkmark	\checkmark	\checkmark	\checkmark
XIP (transparent read access)	\checkmark	\checkmark	\checkmark	\checkmark
AIP (transparent R/W access)	\checkmark	×	✓	×
AHB Master (DMA)	\checkmark	\checkmark	\checkmark	\checkmark
Auto-Boot (Requires DMA)	\checkmark	\checkmark	×	\checkmark
Auto-Configuration	\checkmark	\checkmark	×	\checkmark
Soft-PHY (No Support)	\checkmark	\checkmark	\checkmark	\checkmark
Soft-PHY (w Support)	\checkmark	\checkmark	\checkmark	\checkmark
Protocols Support (Use & Sup	oport limited to th	ne identified protoc	ols)	-
xSPI	\checkmark	\checkmark	✓	\checkmark
Hyperbus	\checkmark	\checkmark	×	×
Xccela	~	\checkmark	×	×
Legacy & Proprietary (*1)	\checkmark	~	\checkmark	×
Performance Options				
x1/x2/x4	\checkmark	\checkmark	\checkmark	\checkmark
x8	\checkmark	\checkmark	\checkmark	\checkmark
x16	\checkmark	\checkmark	\checkmark	\checkmark
DTR	\checkmark	\checkmark	\checkmark	\checkmark
Devices Support (Use & Supp	ort limited to the	supported device	types)	
Serial NOR	v	✓	×	×
Serial NAND (*2)	\checkmark	×	×	\checkmark
PSRAM (*3)	✓ (*2)	×	✓ (*2)	×
Other (*4)	\checkmark	√ (*4)	√ (*4)	√ (*4)

mbols Index

- Supported
- Not Supported Optionally
- Supported

Notes

*1: A Limited set of legacy and proprietary protocols are verified to work with the core. More can be added on request

*2: Wear leveling / bad block management in customer software

*3: Only a limited set of APMemory PSRAM devices is supported by default. More can be added on request

*4: Other memory types may be added on request

Size and Performance

The xSPI-MC can be mapped to any Intel® FPGA device (provided sufficient silicon resources are available). Its size strongly depends on the configuration. Under its minimum configuration (XIP, no AIP, no DMA, no Auto-configuration) the core is about 1,000 ALMs. The SoC interfaces (i.e. the AHB, AXI and APB) clocks can run at relatively high frequencies (e.g. 150MHz on Arria® 10 GX speed grade 5). The speed of the SPI interface depends on the timing characteristics of the attached device, and the target FPGA device. Please contact CAST to get accurate characterization data for your target technology and configuration.

Verification

The core and it's soft PHY has been verified and proven in production in various configurations and with several memory devices. Please contact CAST to learn more about your target configuration and memory devices.

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty consecutive days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Deliverables

The core is available in synthesizable Verilog and FPGA netlist forms and includes everything required for successful implementation including a sophisticated Verilog testbench and user documentations.



