QOID
QOI Lossless Image Compression Decoder

The QOID Core is a decoder that implements a highly efficient, low-power, lossless image decompression engine compliant with the Quite OK Image format (QOI) specification, version 1.0.

The QOI algorithm compresses RGB or RGBA images with 8 bits per color without any loss. It has a compression efficiency close to that of the PNG compression, at a fraction of the computational complexity.

Capitalizing on the simplicity of the QOI algorithm, the QOID decoder core can decompress images at a very high speed and with minimal silicon resources. The core occupies approximately 15,000 equivalent NAND2 gates and can decode one pixel per clock cycle. A single core instance can decompress images at rates sufficient for UHD 4k30 video even in low-end FPGAs, 4k60 in mid-range FPGAs, and 8k30 or 60 in modern ASIC technologies.

The core is designed for ease of use and integration and adheres to coding and verification best practices. It requires no assistance from a host processor and uses simple handshake interfaces for input and output data. Technology mapping, timing closure, and scan insertion are trouble-free, as the core contains no multi-cycle or false paths and uses only rising-edge-triggered D-type flip-flops, no tri-states, and a single-clock/reset domain. Its reliability and low risk have been proven through rigorous verification and FPGA validation.

Block Diagram

Applications

Numerous applications can benefit from the tiny silicon footprint and ultra-low-power consumption of the QOI compression and decompression cores CAST offers. Typical uses include frame buffer compression for video processing SoCs; graphic elements or display buffer compression; and image storage and transmission for medical, aerospace, and other systems.

Sample Implementation Results

The QOID is a digital core and can be mapped to any ASIC Technology device. The following are sample implementation results. These sample results do not represent the minimum area or the fastest clock speed for the QOID core. Please contact CAST to get accurate characterization for your target technology and throughput requirements.

<table>
<thead>
<tr>
<th>Target Technology</th>
<th>Area (um^2)</th>
<th>Eq. Gates</th>
<th>Freq. (MHz) / Mpixels/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSMC 28nm HPC</td>
<td>7,267</td>
<td>14,418</td>
<td>1,400</td>
</tr>
<tr>
<td>tsmc28hpc-sc9-c35-ss-svt-125c</td>
<td>6,371</td>
<td>12,640</td>
<td>1,000</td>
</tr>
<tr>
<td>TSMC 16nm</td>
<td>3,009</td>
<td>17,413</td>
<td>1,700</td>
</tr>
<tr>
<td>tsmc16-sc7-svt-c16-ssgnp-125c</td>
<td>2,380</td>
<td>13,777</td>
<td>1,000</td>
</tr>
</tbody>
</table>

FEATURES

QOI Image Format
- Lossless compression
- Supports RGB and RGBA, 8-bit per color images
- Compression performance similar to that of PNG with a fraction of the computational complexity

QOID IP Core
- QOI decompression with a compact and high-throughput hardware decoder
- Receives raw header-less QOI files
  - Optional QOI header processing
- Supports RGB images
  - RGBA support can be added on request

High-Throughput
- 1 pixel per clock-cycle throughput
- A single core can process UHD 4k30 in mid-range FPGAs, and 8k60 on modern ASIC technologies

Compact and Low-Power
- Approximately 15,000 gates

Deliverables
- VHDL or Verilog RTL source code or targeted FPGA netlist
  - Verilog can be made available on request
- C-model for test vectors generation
- Integration Test-Bench
- Simulation & synthesis scripts
- User documentation

Sourced from

Contents subject to change without notice.
Trademarks are the property of their respective owners.