The JPEG-LS-D core implements a highly efficient and low-power, lossless and near-lossless image decompression engine that is compliant to the JPEG-LS, ISO/IEC 14495-1 standard. The decoder core can decompress any JPEG-LS stream or JPEG-LS payload of image container formats, such as DICOM (Digital Imaging and Communications in Medicine). It accepts compressed streams of images with up to 16-bit per color samples and up to four color components, in all widely used color subsampling formats. Supporting oversize image dimension parameters, the core can decode images with resolutions exceeding 64k x 64k pixels.

The easy-to-use JPEG-LS-D core operates on a standalone basis, parsing marker segments and decompressing coded data with no assistance from a host processor. The decoder reports the image format (i.e., resolution, subsampling format, and color sample-depth) to the system, so that the decoded images are properly further processed and/or displayed. Application (APP) or comment (COM) marker segments—which are typically used to embed metadata in the compressed stream—are also passed to the system via a dedicated interface.

SoC integration is straightforward thanks to standardized AMBA® interfaces. The core accepts compressed data and outputs pixel data, frame format information, and APP or COM marker segments via AXI4-Stream interfaces, and it provides access to its control and status registers via a 32-bit APB interface. A wrapper that bridges the AXI-Stream interfaces to AXI4 can optionally be delivered with the core.

The core is designed with industry best practices, and its reliability has been proven through both rigorous verification and silicon validation. The deliverables include a complete verification environment and a bit-accurate software model.

**Versions**

The core is available in two versions, size-optimized and scalable-throughput. The size-optimized version, **JPEG-LS-DS**, provides a throughput of one sample per cycle and requires only one image line of buffering. A single JPEG-LS-DS core can decompress several hundreds of Msamples per second when mapped on an ASIC technology.

The scalable-throughput version, **JPEG-LS-DF**, can process multiple samples per cycle by internally aggregating a user-defined number of JPEG-LS-DS cores. The JPEG-LS-DF is suitable for compressing images or video with ultra-high resolutions and/or frame rates but assumes the use of restart markers in the encoded stream.

**Block Diagram**

**FEATURES**

**JPEG-LS ISO/IEC 14495-1 Standard Support**
- All JPEG-LS encoding parameters
- Optional Near Lossless support
- All interleaved modes
- All marker-segments including APP, COM, DNL and Restart markers
- Image resolution higher than 64Kx64K (supports oversize image dimension parameters)
- Up to 16 bits per color sample, and up to four color components

**Easy to Use and Integrate**
- Requires no programming or control from host
- Reports image format
- Detects and reports marker syntax errors
- Delivered with bit-accurate software model
- AXI4-Stream Interfaces for image and compressed data, and 32-bit wide APB for register access
- Dedicated interface for APP and COM markers to pass metadata to system

**Versions and Throughput**
- One sample per cycle, for the area-optimized JPEG-LS-DS version
  - From 5,000 ALMs and up to 70 Msamples/sec on Arria10
- Synthesis-configurable number of samples per cycle, for the throughput-optimized JPEG-LS-DF version. Maximum throughput is only possible when images are encoded using restart markers.

**Deliverables**
- Source code RTL (Verilog) or targeted FPGA Netlist
- Bit Accurate Model
- Sample simulation and synthesis scripts
- Verification testbenches
- Comprehensive documentation

*Trademark is the property of their respective owners.*
Silicon Resources Utilization

The JPEG-LS-D can be mapped to any Intel® FPGA device, provided enough silicon resources are available. The size of a core depends on its configuration. The following table provides sample area and performance data for the JPEG-LS-D core mapped on an Arria-10 device (speed grade 3) and excludes the image line buffer.

<table>
<thead>
<tr>
<th>Core Version</th>
<th>Max. Bits per Sample</th>
<th>Max. NEAR Value</th>
<th>FPGA Resources</th>
<th>MSamples per sec</th>
</tr>
</thead>
<tbody>
<tr>
<td>JPEG-LS-DS</td>
<td>8</td>
<td>0</td>
<td>5,095</td>
<td>25,046</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>5,455</td>
<td>25,046</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
<td>5,535</td>
<td>25,046</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0</td>
<td>5,503</td>
<td>30,014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>5,958</td>
<td>30,014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
<td>5,976</td>
<td>30,014</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>0</td>
<td>7,767</td>
<td>45,283</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>8,479</td>
<td>45,283</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
<td>8,492</td>
<td>45,283</td>
</tr>
<tr>
<td>JPEG-LS-DF with 3 cores</td>
<td>8</td>
<td>0</td>
<td>12,850</td>
<td>75,208</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>0</td>
<td>13,824</td>
<td>90,112</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>0</td>
<td>20,378</td>
<td>135,199</td>
</tr>
</tbody>
</table>

Note that the list of core configurations is not exhaustive, and that these sample implementation figures do not represent the highest speed or smallest area possible for the core. Please consult with CAST to get accurate characterization data for your target technology and required core configuration.

Applications

The JPEG-LS-D is suitable for applications requiring numerically or visually lossless compression of images or video of potentially high color or grayscale accuracy such as medical imaging (DICOM), aerospace imaging/surveillance, and advanced driver assistance systems (ADAS).

JPEG-LS Compression Efficiency

Despite its lower computational complexity, JPEG-LS offers exceptionally high lossless compression efficiency. JPEG-LS is expected to outperform PNG, and to provide similar compression ratios as lossless JPEG2000 for both color and grayscale images. The following illustration shows several indicative examples.

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Deliverables

The core is available in source code RTL (Verilog) or as an FPGA netlist, and its deliverables include everything required for successful implementation:

- Sophisticated self-checking Testbench
- Software (C++) Bit-Accurate Model
- Sample simulation and synthesis scripts
- Comprehensive user documentation