The H264-E-BPF encoder requires less silicon area than most equally capable hardware H.264 encoders—approximately 250K gates—allowing for very cost-effective implementations. Its small silicon footprint, low external memory bandwidth requirements, and zero software overhead enable high-throughput H.264 coding at an extremely low energy cost. The encoder is able to process UHD/4K video when mapped on modern ASIC technologies, and Full-HD when mapped on FPGAs.

Despite being small, the H264-E-BPF produces high-quality video, especially at low bit rates, and is suitable for systems with low latency requirements. It uses constant quantization to output video streams of Variable Bit-Rate (VBR), or automatically regulates quantization multiple times within a frame to output Constant Bit-Rate (CBR) streams. In CBR mode it responds rapidly to temporal or spatial changes in the video content. This can be combined with an artifacts-free Intra-Refresh coding implementation to effectively eliminate bit rate peaks, while preserving the periodic intra-coded references. As a result, the stream buffers can be smaller than those typically required, and the end-to-end latency can be brought down to frame or sub-frame levels. Video quality at low bit rates is preserved, as the encoder intelligently uses block-skipping and quantization coefficient thresholding to reduce bit rate with minimal quality loss, and uses the in-loop deblocking filter to eliminate the blocking artifact.

Customers can further decrease their time to market by using CAST’s integration services to receive complete video encoding subsystems. These integrate the encoder core with video and networking interface controllers, networking stacks, or other CAST or third-party IP cores.

The H264-E-BPF IP core is designed using industry best practices and has been production proven multiple times. Its deliverables include a complete verification environment and a bit-accurate software model.

The core was designed for ease of use and integration. Once initially programmed, it operates without any assistance from the host processor. The encoder’s memory interface is extremely flexible: it operates on a separate clock domain, is independent from the external memory type and memory controller, and is tolerant to large latencies. The core is optionally delivered with a raster-to-block converter, and wrappers for AMBA® AHB, AXI, or AXI-Streaming buses are available.
Coding Tools

- Variable Bit-Rate with Constant Qp (VBR-CQP) and Constant Bit-Rate (CBR) output with CAVLC Encoding
- Efficient Inter- and Intra- Prediction
  - Motion vector up to $\pm 16.00/\pm 15.75$ pixels down to $\frac{1}{4}$ pel accuracy
  - All intra 16x16 and most intra 4x4 modes
- Options for improved error resilience: Multiple slices per frame, Intra-only coding
- Options for better quality at low bit-rates
  - Block skipping
  - Deblocking filter
  - Separate quantization values for luma and chroma
  - Thresholding of quantized transform coefficient

Silicon Resources Utilization

The H264-E-BPF can be mapped to any Intel® FPGA (provided sufficient silicon resources are available) and optimized to suit the particular project's requirements. The following table provides sample implementation data for the core configured to operate with a throughput of 2 cycles/pixel (H264-E-BPF/2).

<table>
<thead>
<tr>
<th>H264-E-BPF/2</th>
<th>Area¹ (ALMs)</th>
<th>Memory Bits</th>
<th>DSPs/MULs</th>
<th>Video Formats²</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix® V</td>
<td>20K</td>
<td>818K</td>
<td>18</td>
<td>1080p50/30/25</td>
</tr>
<tr>
<td>Arria® 10</td>
<td>20K</td>
<td>818K</td>
<td>18</td>
<td>720p60/50/30/25</td>
</tr>
</tbody>
</table>

1: Exact resource requirements and max performance depend on target device
2: List of video formats is not exhaustive. Indicated video formats may not be supported at devices of all speed grades

Note that these sample implementation figures do not represent the highest speed or smallest area possible for the core. Please contact CAST to discuss silicon resource utilization and performance for your target technology.

Deliverables

The core is available in source-code HDL (Verilog or VHDL) or as a targeted netlist, and its deliverables include everything required for successful implementation:

- Sophisticated self-checking Testbench
- Synthesis scripts.
- Simulation script, vectors and expected results.
- Software (C++) Bit-Accurate Model and test-vector generator
- Comprehensive user documentation.

Evaluation

Potential customers can readily evaluate the video encoder’s compression efficiency by using:

- Available sample compressed video streams
- The available Bit-Accurate Model with your choice of input videos
- The Video over IP reference design with video captured over an HDMI interface

Please contact CAST to arrange for your evaluation preference.

Related Cores

The H264-E-BPF is one member of the family of H.264 encoder cores that CAST offers that includes the following members:

- **H264-E-BPS**: Low Power Baseline Profile Encoder
- **H264-E-MPS**: Low Power Main Profile Encoder
- **H264-E-HIS**: Intra-Only High Profile Encoder
- **H264-E-CFS**: Baseline Profile Encoder with Compressed Frame Store
- **H264-E-BPF**: Ultra-Fast Baseline Profile Encoder
- **H264-D-BP**: Baseline Profile Decoder
- **H264-LD-BP**: Low-Power Baseline-Profile Decoder

Please visit [www.cast-inc.com](http://www.cast-inc.com) to learn more.