This JPEG decompression IP core supports the Baseline Sequential DCT and Extended Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements a scalable, ultra-high-performance, ASIC or FPGA, hardware JPEG decoder that handles extremely high pixel rates.

The JPEG-DX-F Decoder decompresses JPEG images and the video payload for Motion-JPEG container formats. It accepts compressed streams of images with 8- or 12-bit color samples and up to four color components, in all widely-used color subsampling formats.

Depending on its configuration, the decoder processes from two to 32 color samples per clock cycle. Its high throughput capabilities are best exploited when decompressing streams produced by the JPEG-EX-F Encoder Core. This Encoder-Decoder pair provide an extremely cost-effective solution for streaming or archiving UHD (4K/8K) video, or very high frame rates at lower resolutions.

Once programmed, the easy-to-use decoder operates on a standalone basis, parsing marker segments and decompressing coded data with no assistance from a host processor. The decoder reports the image format (i.e., resolution, subsampling format, and color sample-depth) to the system, so that the decoded images are properly further processed and/or displayed.

SoC integration is straightforward thanks to standardized AMBA® interfaces: AXI Streaming for pixel and decompressed data, and a 32-bit APB slave interface for registers access.

Customers with a short time to market requirements can use CAST’s IP Integration Services to receive complete JPEG subsystems. These integrate the JPEG encoder with video interface controllers, Hardware UDPIP or Transport Stream networking stacks, or other IP cores available from CAST.

The core is designed with industry best practices, and its reliability and low risk have been proven through both rigorous verification and customer production. Its deliverables include a complete verification environment and a bit-accurate software model.

Applications

The JPEG-DX-F core’s great throughput makes it suitable for systems supporting ultra-high frame resolutions and/or frame rates, such as:

- Corporate, airborne, and other security or surveillance systems.
- Machine vision and video link decoders/terminals for industrial or defense systems.
- Medical imaging systems.

Block Diagram

FEATURES

8/12-bit JPEG decoder for ASIC and FPGA with scalable, ultra-high performance

Standards Support

- ISO/IEC 10918-1 Standard Baseline and Extended Decoder (Sequential DCT modes)
- Single-frame JPEG images and Motion JPEG payloads
- Up to four color components
- 8- and 12-bit color samples
- All widely used color subsampling formats, and any image size up to 64k x 64k
- All scan configurations and all JPEG formats
- All marker segments except DNL
- Up to four Huffman Tables
- Up to four 8-bit or 16-bit Quantization tables

Interfaces

- AXI Streaming I/O data interfaces
- APB Control/Status interface
- Optional AHB wrapper with DMA capabilities

Performance

- Synthesis-time configurable scalable architecture
- Very high throughput: up to 32 samples per clock cycle
- Achieves maximum throughput when decoding streams produced by JPEG-EX-F

Ease of Integration

- Requires no programming or control from host
- Reports image format
- Detects and reports marker syntax errors
- Delivered with bit-accurate software model
- Optional Block-to-Raster Conversion with AXI or standard memory interface towards the lines buffer
Silicon Resources Utilization

The silicon resources requirements for the JPEG-DX-F decoder core depend on its configuration. A two samples per cycle configuration synthesizes to approximately 110K gates and requires 50k-bits of memory.

Verification

The core has been verified through extensive synthesis, place and route and simulation runs. It has also been embedded in several products, and is proven in both ASIC and FPGA technologies.

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The ASIC version includes:

- Verilog RTL source code
- Sophisticated self-checking Testbench
- Software (C++) Bit-Accurate Model
- Sample simulation and synthesis scripts
- Comprehensive user documentation

JPEG Cores Available from CAST

This core is one member of the family of JPEG encoder and decoder cores that CAST offers. The following table summarizes the family members and indicates their basic features.

<table>
<thead>
<tr>
<th>JPEG IP Cores</th>
<th>JPEG-E-T Tiny Baseline JPEG Encoder</th>
<th>JPEG-E-S Baseline JPEG Encoder</th>
<th>JPEG-EX-S Extended JPEG Encoder</th>
<th>JPEG-EX-F Ultra Fast Ext. JPEG Encoder</th>
<th>JPEG-D-S Baseline JPEG Decoder</th>
<th>JPEG-DX-S Extended JPEG Decoder</th>
<th>JPEG-DX-F Ultra Fast Ext. JPEG Decoder</th>
</tr>
</thead>
<tbody>
<tr>
<td>Functionality</td>
<td>Encoder</td>
<td>Decoder</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Baseline JPEG</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>Extended Sequential JPEG</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Motion JPEG Payload</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sub-sampling Formats</td>
<td>Any with up to four components including Single–color, 4:4:4, 4:2:2, 4:2:0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Image Resolution</td>
<td>16x16 to 64k x 64k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max. Sample Depth</td>
<td>8</td>
<td>8</td>
<td>12</td>
<td>12</td>
<td>8</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Programmable Huffman Tables</td>
<td>✗</td>
<td>✔</td>
<td>✔</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>Rate Control</td>
<td>✗</td>
<td>✔</td>
<td>✔</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>Raster Conversion</td>
<td>Included</td>
<td></td>
<td>Optioned Instantiated</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Color Samples/Cycle</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 to 32</td>
<td>1</td>
<td>1</td>
<td>1 to 32</td>
</tr>
<tr>
<td>Number of LUTs in Xilinx FPGAs</td>
<td>3k</td>
<td>5k</td>
<td>6k</td>
<td>11k</td>
<td>5k</td>
<td>6k</td>
<td>10k</td>
</tr>
<tr>
<td>Available in RTL Source Code</td>
<td>✗</td>
<td>✗</td>
<td>✔</td>
<td></td>
<td>✗</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>Available as targeted netlist</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td></td>
<td>✗</td>
<td>✔</td>
<td>✔</td>
</tr>
</tbody>
</table>

1) Silicon Resources for two samples/cycle configuration, and 12 bits per color sample