



## Functional Description cont.

Note that the BYTE signal is considered valid and sampled by the core when the LAST signal is high. This signal is used by the core to determine how many bytes in the last word are part of the input data.

If the total number of input words plus three is not a multiple of 16, the core adds additional pad bytes to calculate the message digest as specified in the standard.

The two Length words that contain the bit length of the original message are also added by the core.

The 160-bit message digest is output on A, B, C, D when READY is asserted.

## Implementation Results

The MD5 can be mapped to any ASIC technology or FPGA device (provided sufficient silicon resources are available). The following are sample Intel results, with all core I/Os assumed to be routed on-chip.

Family	Logic	RAM bits	Freq. (MHz)	Throughput (Mbps)
MAX 10 (-7)	1,751 LEs	0	75	591
Arria 10 GX (-1)	719 ALMs	0	125	895
Stratix V (-3)	691 ALMs	0	200	1,575
Stratix V (-1)	689 ALMs	0	225	1,772

The provided figures do not represent the higher speed or smaller area for the core. Please contact CAST to get characterization data for your target configuration and technology.

## Export Permits

This core implements encryption functions and as such it is subject to export control regulations. Export to your country may or may not require a special export license. Please contact CAST to determine what applies in your specific case.

## Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

## Verification

The core has been verified through extensive synthesis, place and route and simulation runs. It has also been embedded in several products, and is proven in FPGA technologies.

## Deliverables

The core is available in ASIC (RTL) or FPGA (netlist) forms, and includes everything required for successful implementation. The Intel version includes:

- Targeted FPGA netlist
- Sophisticated HDL Testbench (self checking)
- C Model & test vector generator
- Simulation script, vectors & expected results
- Synthesis script
- User documentation