PCI-T32MF
32-bit/33MHz Multi-Function PCI Target Core

The PCI-T32MF implements a target-only PCI interface compliant with the PCI 2.3 specification. It supports a 32-bit address/data bus and operates up to 33 MHz (PCI clock).

The core offers one to eight independent PCI functions in a single chip, each implementing 64 to 256 bytes of PCI Configuration Space registers as required. Each function supports up to six Base Address Registers, with both I/O and Memory space decoding from 16 bytes up to 4GB.

The PCI-T32MF builds on more than 15 years of CAST PCI IP expertise and has been designed for straightforward reuse, with proven design practices that ensure easy integration and smooth technology mapping. The core is available in synthesizable RTL or as a targeted FPGA netlist, and is delivered with everything required for rapid and successful integration and implementation.

FEATURES

- Fully compliant with the PCI Local Bus Specification, Revision 2.3.
- 33 MHz performance (PCI clock frequency)
- 32-bit datapath
- Full Target functionality, with support for these commands:
  - Configuration Read, Configuration Write
  - Memory Read, Memory Write, Memory Read Multiple (MRM), Memory Read Line (MRL), Memory Write and Invalidate (MWI)
  - I/O Read, I/O Write
- Zero wait states burst mode
- Support all interrupt pins (INTA#, INTB#, INTC#, INTD#)
- Type 0 Configuration space
- Supports all Base Address Registers
- Supports backend-initiated target retry, disconnect and abort
- Parity generation and parity error detection
- Silicon-proven
Applications
The PCI-T32MF can be utilized for a variety of PCI interface applications including:

- PCI I/O communication boards
- PCI Data Acquisition Boards
- Embedded system PCI applications

Implementation Results
PCI-T32MF reference designs have been evaluated in a variety of technologies.

Support
The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Verification
The core has been verified through extensive simulation and rigorous code coverage measurements.

Deliverables
The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The ASIC version includes:

- HDL RTL source code
- Sophisticated HDL Testbench including vectors and expected results
- Simulation script, vectors, expected results, and comparison utility
- Synthesis script
- Comprehensive user documentation, including detailed specifications and a system integration

CAST PCI Cores Family
CAST offers a broad family of PCI cores the members of which along with their basic features are outlined in the following table.

<table>
<thead>
<tr>
<th></th>
<th>PCI-T32</th>
<th>PCI-T32MF</th>
<th>PCI-M32</th>
<th>PCI-M32MF</th>
<th>PCI-HB</th>
<th>PCI-HB-AHB</th>
<th>PCI-DHB-AHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI 33 MHz</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>Host</td>
<td>✗</td>
<td>✗</td>
<td>✗</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>Master</td>
<td>✗</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>Target</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>Multifunction</td>
<td>✗</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>32bit</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>64bit</td>
<td>✗</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✗</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>SoC Interface</td>
<td>Generic AXI, AHB, Avalon-MM</td>
<td>Generic AXI, AHB, Avalon-MM</td>
<td>Generic AXI, AHB, Avalon-MM</td>
<td>Generic AXI, AHB, Avalon-MM</td>
<td>AHB</td>
<td>AHB</td>
<td></td>
</tr>
<tr>
<td>ASIC Support</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
</tr>
<tr>
<td>FPGA Support</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
<td>✔️</td>
</tr>
</tbody>
</table>

Notes:
- ✔️: Feature is supported
- ✔️: Feature optionally supported
- ✗: Feature is not supported
- 1: SoC interface in grey font can be made available upon request
- 2: FPGA devices that do not support PCI I/O standard (e.g. Xilinx Virtex-6 and Stratix-V) are not supported