PCI-T32
32-bit/33MHz PCI Target Core

The PCI-T32 implements a target PCI interface compliant with the PCI 2.3 specification. It supports a 32-bit address/data bus and operates up to 33 MHz PCI clock.

The interface core implements 64 bytes of PCI Configuration Space registers. It is possible to extend the Configuration Space up to 256 bytes if required.

The Target supports up to six Base Address Registers with both I/O and Memory space decoding from 16 bytes up to 4 GB.

The Target supported commands are:
- Configuration Read, Configuration Write
- Memory Read, Memory Write, Memory Read Multiple (MRM), Memory Read Line (MRL), Memory Write and Invalidate (MWI)
- I/O Read, I/O Write

The PCI-T32 builds on more than 15 years of CAST PCI IP expertise and has been designed for straightforward reuse, with proven design practices that ensure easy integration and smooth technology mapping. The core is available in synthesizable RTL or as a targeted FPGA netlist, and is delivered with everything required for rapid and successful integration and implementation.

Block Diagram

Core Configuration
The customer can adjust the PCI-T32 core parameters in the VHDL source. For the netlist license the delivered netlist is generated with the parameters specified by the customer.

The PCI-T32 core can support 66 MHz PCI bus speed. Depending on the target technology a minor modification might be required. Please contact CAST for any required information.

Support
The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Supported Devices and Size
PCI-T32 reference designs have been evaluated in a variety of technologies. The core can be implemented on Zynq-7000, Spartan-7, Artix-7, Kintex-7 and several older Xilinx device families. The following are sample implementation results assuming that only the PCI I/Os are routed off-chip.

<table>
<thead>
<tr>
<th>Family</th>
<th>Device</th>
<th>LUTs</th>
<th>BRAM</th>
<th>DSP</th>
<th>Fmax (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix-7</td>
<td>7a100t-2</td>
<td>255</td>
<td>0</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>7k160t-2</td>
<td>256</td>
<td>0</td>
<td>0</td>
<td>33</td>
</tr>
</tbody>
</table>

Verification
The core has been verified through extensive simulation and rigorous code coverage measurements.

Deliverables
The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The Xilinx version includes:
- Post-synthesis netlist
- Sophisticated HDL Testbench
- Simulation script, vectors, expected results, and comparison utility
- Place & route script
- Comprehensive user documentation, including detailed specifications and a system integration guide