The PCI-M32 implements a master/target PCI interface compliant with the PCI 2.3 specification. It supports a 32-bit address/data bus and operates up to 33 MHz PCI clock.

The PCI-M32 Interface has both Master and Target capabilities. The interface implements 64 bytes of PCI Configuration Space registers. It is possible to extend the Configuration Space up to 256 bytes if required.

The Target part supports up to six Base Address Registers with both I/O and Memory space decoding from 16 bytes up to 2 GB. Both Target and Master supported commands are:

- Configuration Read, Configuration Write
- Memory Read, Memory Write, Memory Read Multiple (MRM), Memory Read Line (MRL)
- I/O Read, I/O Write

The PCI-M32 builds on more than 15 years of CAST PCI IP expertise and has been designed for straightforward reuse, with proven design practices that ensure easy integration and smooth technology mapping. The core is available in synthesizable RTL or as a targeted FPGA netlist, and is delivered with everything required for rapid and successful integration and implementation.

Applications

The PCI-M32 core can be utilized for a variety of applications including:

- PCI I/O communication boards
- PCI Data Acquisition Boards
- Embedded system PCI applications

Block Diagram

FEATURES

- PCI specification 2.3 compliant
- 33 MHz performance
- 32-bit datapath
- Zero wait states burst mode
- Full bus Master/Target functionality
- Single interrupt support
- Type 0 Configuration space
- Support of all Base Address Registers
- Support of backend initiated target retry, disconnect and abort
- Parity generation and parity error detection
- DMA Controller Core supporting independent write and read operations available
- Optional bridge / interface to AMBA/AHB or Avalon-MM
Supported Devices and Size

PCI-M32 reference designs have been evaluated in a variety of technologies. The core can be implemented on Zynq-7000, Spartan-7, Artix-7, Kintex-7 and several older Xilinx device families. The following are sample implementation results assuming that a) only the PCI I/Os are routed off-chip and b) the core is configured with a single base address register and without a DMA.

<table>
<thead>
<tr>
<th>Family</th>
<th>Device</th>
<th>LUTs</th>
<th>BRAM</th>
<th>DSP</th>
<th>Fmax (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix-7</td>
<td>7a100t-2</td>
<td>653</td>
<td>2</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>7k160t-2</td>
<td>650</td>
<td>2</td>
<td>0</td>
<td>33</td>
</tr>
</tbody>
</table>

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction.

Additional maintenance and support options are available.

CAST PCI Cores Family

CAST offers a broad family of PCI cores the members of which along with their basic features are outlined in the following table.

<table>
<thead>
<tr>
<th></th>
<th>PCI-T32</th>
<th>PCI-T32MF</th>
<th>PCI-M32</th>
<th>PCI-M32MF</th>
<th>PCI-HB</th>
<th>PCI-HB-AHB</th>
<th>PCI-DHB-AHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI 33 MHz</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Host</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Master</td>
<td>×</td>
<td>×</td>
<td>✓</td>
<td>×</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Target</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Multifunction</td>
<td>×</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>32bit</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>64bit</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>SoC Interface</td>
<td>Generic</td>
<td>Generic</td>
<td>Generic</td>
<td>Generic</td>
<td>Generic</td>
<td>Generic</td>
<td>AHB</td>
</tr>
<tr>
<td></td>
<td>AXI, AHB, Avalon-MM1</td>
<td>AXI, AHB, Avalon-MM1</td>
<td>AXI, AHB, Avalon-MM1</td>
<td>AXI, AHB, Avalon-MM1</td>
<td>AXI, Avalon-MM1</td>
<td>AXI, Avalon-MM1</td>
<td>AHB</td>
</tr>
<tr>
<td>ASIC Support</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>FPGA Support</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

Notes:
- ✓: Feature is supported
- ✓: Feature optionally supported
- ✓: Feature is not supported
- 1: SoC interface in grey font can be made available upon request
- 2: FPGA devices that do not support PCI I/O standard (e.g. Xilinx Virtex-6 and Stratix-V) are not supported

Verification

The core has been verified through extensive simulation and rigorous code coverage measurements.

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The Xilinx version includes:

- Post-synthesis netlist for PCI-M32 Core
- Post-synthesis netlist for DMA Controller
- Sophisticated HDL Testbench
- Simulation script, vectors, expected results, and comparison utility
- Place and route script
- Comprehensive user documentation, including detailed specifications and a system integration guide