

# TSN Ethernet Endpoint Controller

The TSN-EP is designed with industry best practices and is available in synthesizable RTL (Verilog 2001) source code or as a targeted FPGA netlist. Deliverables provide everything required for a successful implementation, including sample scripts, an extensive testbench, and comprehensive documentation.

The diagram illustrates the TSN-EP architecture, showing the flow of data and control signals between various components. The architecture is divided into two main sections: AXI4-DMA and TSN-EP.

**AXI4-DMA Section:**

- Two AXI4-DMA blocks are shown, each containing an AXI Master (Data) and an APB Slave (CSR).
- The top AXI4-DMA block connects to an AXI-Stream (MM2S) block, which then connects to an AXI-Stream (Tx/D) block.
- The bottom AXI4-DMA block connects to an AXI-Stream (S2MM) block, which then connects to an AXI-Stream (Rx/D) block.

**TSN-EP Section:**

- The TSN-EP section includes a central processing block with a Traffic Shaper and a TSU (Tx) block.
- The Traffic Shaper is connected to the AXI-Stream (Tx/D) block and the TSU (Tx) block.
- The TSU (Tx) block is connected to the Traffic Shaper and the TSU (Rx) block.
- The TSU (Rx) block is connected to the AXI-Stream (Rx/D) block and the AXI-Stream (Rx/D Pt) block.
- The eMAC and pMAC blocks are connected to the Traffic Shaper and the TSU (Rx) block.
- The MMS block is connected to the eMAC and pMAC blocks.
- The Mgmt block is connected to the TSU (Tx) block and the MDIO block.
- The GMII/RGMII/MII block is connected to the MMS block.

The TSN-EP is suitable for the implementation of sources of traffic and bridges for TSN Ethernet networks requiring robust, low-latency, and deterministic communication. Such networks are used in automotive, industrial control, and aerospace applications.

- AMBA/AXI4 Interfaces
  - 32-bit APB for register access
  - 32-bit AXI4-Stream for packet data
  - Optional AXI4 DMA engine
- MII, GMII and RGMII Ethernet PHY interface
- Requires minimal host assistance for its initialization
- Complete FPGA reference designs available

## Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

## Verification

The TSN-EP has been rigorously verified, hardware-validated, and proven in real-life environments.

It has also been tested and verified at TSN interoperability plugfests organized by the Labs Network Industry 4.0 (LNI 4.0) association and the Industrial Internet Consortium (IIC).

## Deliverables

The core includes everything required for successful implementation:

- Verilog RTL source code or targeted FPGA netlist
- Testbenches
- Sample Simulation and Synthesis scripts
- Comprehensive Documentation
- Lightweight PTP stack and device driver for FreeRTOS, easily portable to any other RTOS.

Reference FPGA designs with a freeRTOS example software stack with Command Line Interface can be made available on request.

## Related Products

The core is a member of CAST's family of automotive interface design IP core products that includes:

- TSN Ethernet Switched Endpoint
- TSN Ethernet Switch
- Low-Latency 10/100/1000 Ethernet MAC
- CAN 2.0/CAN FD/CAN XL Controller
- LIN 2.2/2.1/2.0 Master/Slave Controller
- SENT / SAE J2716 Transmitter/Receiver Controller

The TSN-EP can be easily integrated with the following IP cores also available from CAST:

- AXI4 DMA engine
- AXI4 Scatter-Gather DMA engine
- UDP/IP 1G/10G Hardware Protocol Stack
- TCP/UDP/IP 1G/10G Hardware Protocol Stack