

# LIN

## LIN Bus Master/Slave Controller




The LIN core is a communication controller that transmits and receives complete LIN frames to perform serial communication according to the LIN Protocol Specification. The LIN controller can be implemented as a master or as a slave and operate on LIN 1.3, 2.0, 2.1 or 2.2 LIN network. It uses a single master/multiple slave concept for message transfer between nodes of the LIN network. The message transfer can be controlled via a micro controller interface and a LIN transceiver is needed for the connection to the LIN bus.

The LIN core is a microcode-free design developed for reuse in ASIC and FPGA implementations. The scan-ready design is strictly synchronous with positive-edge clocking and no internal tri-states. The robustly verified core has been production proven multiple times.

### Applications

The LIN core is used to interface sensors and actuators in a variety of applications such as automotive, industrial and home appliances.

### Block Diagram



### Functional Description

The LIN core is partitioned into modules as shown in the block diagram.

#### Host Controller Interface

This interface is responsible for handling the communication with the host controller of the system.

#### Register Block

The Register Block provides control registers and status registers to control the LIN message transfer. Access to the registers is possible via the host controller interface.

#### Data Buffer

The 8-byte Data Buffer stores the data that has to be sent with the current LIN frame or the data that has been received with the last LIN frame. Access to the Data Buffer is possible via the host controller interface.

### FEATURES

- Support of LIN specification 2.0, 2.1, and 2.2A
  - Backwards compatible with LIN specification 1.3
- Configurable for support of master or slave functionality
- Programmable data rate between 1 Kbit/s and 20 Kbit/s (for master)
- Automatic bit rate detection (for slave)
- 8-byte data buffer
- Generic 8-bit microcontroller interface
  - Wrappers converting the generic microcontroller interface to AMBA APB or AHB are offered with the core
- Slave can be implemented with or without clock synchronization
- Fully synchronous design, available in VHDL or Verilog, completely synthesizable
- The LIN Controller synthesizes to approximate 2500 to 3800 gates depending on the configuration
- Robustly verified and multiple times production proven IP core

## Functional Description (cont.)

### Control FSM

The finite control state machine is responsible for the behavior of the core depending on host controller commands and bus activity. It generates and processes the LIN frame fields according to the LIN protocol.

### Bit Stream Processor

This module converts the data stream from parallel to serial (from transmit buffer to bus) and from serial to parallel (from bus to receive buffer).

### Bit Timing Logic

The Bit Timing Logic is responsible for synchronizing the received data stream from the bus with the internal bit time clock.

## Implementation Results

LIN reference designs have been evaluated in a variety of technologies. The following are sample implementation data for the core implemented on Xilinx devices and assuming all I/Os are routed off-chip.

Family	Device	LUTs		Fmax <sup>2</sup> (MHz)
		Master	Slave <sup>1</sup>	
Spartan-7	xc7s50-2	333	581	197
Artix-7	xc7a15t-3	341	597	222
Kintex-7	xc7k160t-3	348	601	263
Virtex-7	xc7vx485t-3	349	597	333
Kintex-Ultrascale	xcku035-3-e	333	595	357
Virtex- Ultrascale	xcvu080-3-e	355	607	454
Kintex-Ultrascale+	xcku13p-3-e	359	611	526
Virtex- Ultrascale+	xcvu13p-3-e	355	606	588

Notes:

- 1) Slave implemented with clock synchronization
- 2) Working frequency of LIN controller is 4 MHz

## Core Modifications

The LIN core can be modified to include an acceptance filter. With that, a simple LIN slave that transmits response frames for only one identifier could be realized without the assistance of a host controller.

Please contact CAST, Inc. directly for any required modifications.

## Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

## Verification

The core has been verified through extensive synthesis, place and route, and simulation runs. It has been embedded in several shipping customer products, and is proven in both ASIC and FPGA technologies.

## Deliverables

The core is available in synthesizable RTL and FPGA netlist forms, and includes everything required for successful implementation, including a sophisticated self-checking testbench, simulation scripts, test vectors, expected results, synthesis scripts and comprehensive user documentation.