## **BA2X<sup>™</sup> Processor IP Cores Family**

Royalty-free, code-dense, low-power 32-bit MPUs

Features	<b>BA20</b> PipelineZero Embedded	<b>BA21</b> Ultra Low Power, Deeply Embedded	BA22-DE Deeply Embedded	<b>BA22-CE</b> Cache Enabled	BA22-AP Basic App. Processor	<b>BA25</b> Application Processor
Coremarks / MHz <sup>1</sup>	3.48	2.77	2.93	2.93	2.93	2.51
Fmax @ TSMC 29nm HPM <sup>2</sup>	350 MHz	400 MHz	900 MHz	800 MHz	800 MHz	1,000 MHz
Area @ TSMC 29nm HPM in Gates or Sq. mm. <sup>2,3</sup>	8k 0.006	10k 0.07	15k 0.011	30k 0.022	55k 0.038	200k 0.145
BA2 Variable Length ISA	√	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Pipeline Stages	1	2	4/5	5	5	7/12
Out of Order Completion	Х	$\checkmark$	Х	Х	х	$\checkmark$
Branch Prediction Unit	Х	Х	Х	Х	Х	$\checkmark$
Memory Protection Unit	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	х	Х
Number of GPRs	12-32	12-32	16-32	16-32	32	32
SoC Data Bus	AXI4	AXI4/AHB	AHB/WB/AXI4	AHB/WB/AXI4	AHB/WB/AXI4	AXI4
SoC Instruction Bus	AXI4	AXI4/AHB	AHB/WB/AXI4	AHB/WB/AXI4	AHB/WB/AXI4	AXI4
Hardware Multiplier	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Hardware Divider	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Multiply-Accumulate Unit	$\checkmark$	√2	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Floating Point Unit	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Saturated Arithmetic Instructions	√	√	√	√	√	$\checkmark$
DSP Extensions Acceleration	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
JTAG Debug	√	√	√	√	√	$\checkmark$
Two-Wire Debug	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Embedded Tick Timer, PIC & PMU	~	√	√	1	✓	~
Vectored Interrupt Controller	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Tightly Coupled I/D Buses	√	√	√	$\checkmark$	$\checkmark$	$\checkmark$
Instr. & Data Caches	Х	х	Х	√ (L0)	√ (L0)	√ (L0/L1)
Instr. & Data MMU	Х	Х	Х	X	√ (L0)	√ (L0/L1)
Configurable Periphs. Platform	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Beyond Studio IDE & GCC SDK	√	√	√	√	√	√

 $\checkmark$  = Included or user-configurable option  $\checkmark$  = On request X = Not supported

## Notes

1. CoreMarks score depends on core configuration. Please consult CAST to get the benchmark score for the configuration of your choice.

2. Value depends on core configuration, synthesis tool & settings, and libraries. Please contact CAST to get accurate characterization data for the configuration, libraries, synthesis tool & settings of your choice.

3. Area figures for BA22-CE, BA22-AP, and BA25 exclude the area of SRAMs required for the implementation of caches and/or MMUs.



