shim

corner

CAST IP cores are  available in the Synplicity ReadyIP program

In the News

Synplicity news release 4/15/08: Synplicity Launches ReadyIP Program: The Industry's First Universal, Secure IP Flow For FPGA Implementation — Key IP Vendors – ARM, CAST, Gaisler Research, Synopsys and Tensilica – Support Program

 


Synplicity ReadyIP Program

Evaluation versions of the following core categories are available for downloading through the Synplicity ReadyIP program.

Interface Cores

CPXP-EPX1 — X1/X4 PCI Express Endpoint Controller Core

CPXP-EX4P — X1/X4 PCI Express Endpoint Controller Core

CUSB2 — Hi Speed USB Device Controller Core

USBHS-OTG-MPD — Hi-Speed On-The-Go Multiple Device Controller Core

I2C — Philips Serial Bus Interface Core

MAC — 10/100 Ethernet Media Access Controller Core

MAC-1G — 1 Gigabit Ethernet Media Access Controller Core

Image Compression Cores

JPEG-E — Baseline JPEG Encoder Core

JPEG-D — Baseline JPEG Decoder Core

Memory Controller Cores

SDR-SDRAM-CTRL — Single Data Rate Mobile SDRAM Controller Core

Communication Cores

H16450S — UART with Synchronous CPU Interface Core

H16550S — UART with FIFOs and Synchronous CPU Interface Core

H16750S — UART with FIFOs,  IrDA Interface, and Synchronous CPU Interface Core

System Infrastructure Cores

PIP-AMBA — Platform IP for ARM® AMBA AHB and APB Buses, includes all the following cores:

SOC-BUS-AHB — AHB Bus Core (includes socAhbBus, socAhbClkBus, socAhbRstBus, socAhbDataMux, and socAhbDecRemap), aka SOC-AHBchannel; datasheet coming soon.

SOC-BUS-APB — APB Bus Core (includes socApbBus, socApbClkBus, socApbRstBus, socApbDataMux, and socApbDec), aka SOC-APBchannel; datasheet coming soon.

SOC-ApbBridge-AHB — AMBA AHB to APB Bridge Core (socEBI)

SOC-EBI-AHB — External Bus Interface Core (socGPIO)

SOC-GPIO-AHB — General Purpose I/O Core

SOC-SRAMCtrl-AHB — (aka SOC-AHB-IntMemIF) internal Synchronous SRAM Controller Core (socIntMemIF and socSSRam)

SOC-IntrCtrl-AHB — Interrupt Controller Core (socIntrCtrl)

SOC-ParPort-APB — Parallel-Printer Port Core (socParPort)

SOC-PWM-APB — Pulse Width Modulator Core (socPwm)

SOC-Timer-APB — Counter-Timer Core (socTimer)

SOC-UART-APB-APB — 16450/16550 Compatible UART Core (socUart)

SOC-Wdog-APB — Watchdog Timer Core (socWDTimer)

 

Note: Synplicity-configured Infrastructure Cores will have the component name shown in parenthesis, "soc*", rather than the general name used in the datasheets.

 

 

 

 

top of page
cores    models     info     support     services
site info     contacts      castNet