Our family of microcontroller and microprocessor related cores includes capable and competitive 32-bit BA22s and the best-available set of proven 8051s.

Processor Peripherals
AHB 32-bit DMA
AMBA Infrastructure Cores

Legacy Processors
See Legacy Cores >

These video and image compression cores help you handle video compression for demanding, high-quality applications or choose the best type of image compression for your specific system.

JPEG 2000
Encoder
J2K Platform

Block/Raster Converters
block-to-raster
raster-to-block
raster-block bidirect

Lossless Compression
LJPEG Encoder
LJPEG Decoder
JPEG-LS Encoder

Functions & Converters
Color Space Converter

Video Deinterlacers
Basic

Quickly complete the standrd parts of your SoC with these memory and peripheral controllers, interfaces, and interconnect cores. Choose high-speed DisplayPort or PCI Express, Ethernet MACs, the CAN bus for automotive systems, and more.

High-Speed Serial
PCI Express
Family Overview
x1/x4
x8
application interface

Parallel
ECP slave
ATA/IDE interface

PCI — Target
32-bit
32-bit multi
64-bit
PCI — Master
32-bit
32-bit multi
64-bit
PCI — Host Bridge
32 bit
32 bit - AHB
32 bit & device - AHB

TCP/IP Stacks
UDP/IP stack

Ethernet MAC
Device Controllers

10/100
10/100 lite
Gigabit
Gigabit lite
Gigabit PCS

MAC Platforms
MAC/PCI

Customers find these cores to be an excellent solution for preserving existing product board designs when critical chips are no longer available for purchase.

 
80186XL
80186EC
80188EC
80251
387L math

DSPs
32025 16-bit
32025TX 16-bit

 

 

Peripherals
DMA Controllers
8237, 82380
UARTs
16450S, 16550S, 16750S
Timer/Counter
8254

Cores for integrating security, controlling devices and displays, and other SoC functions.

Device Controllers
smart card reader

IR Remote Controls
RC5
NEC

Audio Interfaces
I2S-SC
I2S-MC
SPDIF

  • Three Independent 16-bit Counters
  • Status Read-Back Command
  • Counter Latch Command
  • Read/Write LSB only or MSB only or LSB first then MSB
  • Six Programmable Counter Modes
    • Interrupt on Terminal Count
    • Hardware Retriggerable One-Shot
    • Rate Generator
    • Square Wave Mode
    • Software Triggered Strobe
    • Hardware Triggered Strobe (Retriggerable)
  • Binary or BCD Counting
  • The C8254 was developed in HDL and synthesizes to approximately 4,200 gates depending on the technology used
  • Functionality based on the INTEL 8254

Contact Sales
Call or click.
+1 800.391.8300

PDF Datasheets

ASIC
Altera, Lattice, Xilinx

Related Information

News Releases

Articles

EDN - Cores arrive in a dozen

Electronic Engineering Times - Core Competency

Electronic News - CAST Rolls Four Cores

Peripherals IP Core C8254 Programmable Timer/Counter Core

The C8254 core implements a high performance programmable interval timer/counter device, which is designed to solve the common timing control problems in microcomputer system design. It provides three independent 16-bit counters, and each counter may operate in a different mode. All modes are software programmable. The C8254 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control programmed to match the requirements by programming one of the counters for the desired delay.

See representative implementation results (each in a new pop-up window):

Altera numbers Lattice numbers Xilinx numbers

Applications

The six programmable timer modes allow the C8254 to be used in applications requiring event counters including:

Symbol Diagram

C8254 Programmable Timer/Counter Symbol Diagram

Block Diagram

C8254 Programmable Timer/Counter Block Diagram

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Verification

The C8254 core’s functionality was verified by means of a proprietary hardware modeler. The same stimulus was applied to a hardware model that contained the original Intel 82C54 chip, and the results compared with the core’s simulation output.

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation:

 

 

Share this page:

Twitter LinkedIn Add This: more sharing options
Top of Page

Follow CAST:

go to our SlideShare page