CAST TVOUT-CTRL Core ASIC Implementation Results

Pixel clock is fixed at 27 MHz.

Device Optimized for
 Area Speed
UMC 0.18 µm speed 15,200 gates
 200 MHz
UMC 0.18 µm area
 14,300 gates
 100 MHz

close window