CPXP-EP
PCI Express Endpoint Controller Core with SoC Bridge Extensions for AHB, AXI and Wishbone

Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It is available to act as a bridge to standard buses including AMBA™ AHB, AMBA™ AXI and Wishbone.

The scalable and flexible core has a modular architecture and a high-performance, low-latency design. It supports multiple device link widths to better match the bandwidth needs of specific applications—x1 (single lane) and x4 (four lane)—and offers bi-directional data rates from 250MB/s (x1) to 1GB/s (x4). It supports most advanced PCI Express capabilities, including message signaled interrupts, multiple virtual channels, advanced error reporting, end-to-end cyclic redundancy check, and power management features. Multi-lane versions of the core support lane reversal and polarity inversion.

The core has an Application Interface (AIF) layer that makes integration significantly easier by relieving the designer from the complexity of transaction layer packet (TLP) handling. This AIF includes a DMA controller and handles the TLP encoding and decoding, and provides an interface to popular system buses, including Wishbone and AMBA™ AHB, AXI, and AXI4.

The external connection interface from the core conforms to the Intel® PIPE specification, ensuring compatibility with any 16-bit PIPE-compliant physical layer (PHY). The core has been successfully used with PHYs from multiple vendors.

The synchronous, latch-free core design was rigorously verified for compliance with the PCI Express specification. The core has been tested for interoperability with multiple motherboards using chipsets from various vendors, and is in use by multiple customers.

Block Diagram

---

**Features**
- Compliant with PCI Express Base Specification 1.1
- Implements Transaction, Data Link, and Physical protocol layers in hardware
- Supports x1 and x4 link widths
- Offers a data rate of 2.5 Gbps per lane
- Supports up to eight Virtual Channels
- Supports lane reversal and polarity inversion
- PCI Configuration space type 0 header
- MSI capability support
- End-to-end cyclic redundancy code (ECRC) generation and checking support
- Advanced Error Reporting capability support
- Configurable TLP data payload size, from 128B to 4kB
- Configurable size for the Transmit Retry and Receive data buffers
- Modular architecture
- Synchronous design
- 64-bit internal datapath at 125MHz

**Integration**
- Application Interface (AIF) for easier system integration using industry standard bus interfaces (e.g., Wishbone, AMBA™); handles up to 8 DMA channels
- Conforms to standard PIPE interface for compatibility with any 16-bit PIPE-compliant PHY

**Applications**
PCI Express is rapidly being adopted for a variety of interconnection applications, including:
- Network server
- Graphics and multimedia
- Communications and mobile products
- Industrial, automotive, and other embedded system
**Functional Description**

The core is divided into four modules responsible for the Configuration Space, Transaction Layer, Data Link Layer, and Physical Layer MAC.

**Configuration Space**

Provides a Configuration space register file type 0. In addition to the mandatory functions, numerous extended capabilities are also supported.

**Transaction Layer Module**

Responsible for the assembly and disassembly of transaction layer packets. The transaction layer supports four address spaces: Configuration space, Memory space, I/O space and Message Space. Power management services are supported.

**Data Link Layer Module**

Responsible for link management, data protection and integrity checking, retry and power management services.

**Physical Layer MAC Module**

Implements the logical sub-block of the physical layer. The module is responsible for link training and status monitoring, link width negotiation, lane order negotiation, lane polarity reversal control and power management implementation.

**SoC Bus Bridge (Application Interface Module)**

The SoC Bus bridging feature is added via an additional module called AIF which adds direct SoC bus connectivity with up to 8 DMA channels fully programmable from both the PCIe and SoC busses. The AIF provides a higher-level interface that makes system integration easier than working at the TLP level. The AIF bridge is available for standard SoC buses including AMBA™ AXI, AHB and Wishbone.

The Completion Controller automatically handles read and write requests, and sends completions if needed.

The configurable DMA Controller provides up to eight independent DMA channels.

**Implementation Results**

CPXP-EP reference designs are being evaluated in a variety of technologies; the results from 1 and 4 link widths implementations of the core are shown below (at the required frequency of 125 MHz, with a single VC, no ECRC, max. payload 256B, 2kB Retry buffer and 4kB Receive buffer).

<table>
<thead>
<tr>
<th>Xilinx Device</th>
<th>Link Width</th>
<th>Slices ¹</th>
<th>IOB</th>
<th>BRAM</th>
<th>CMT/ GTx</th>
<th>ISE version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex-4 4VLX100-12</td>
<td>x1</td>
<td>5,545</td>
<td>7²</td>
<td>4</td>
<td>-</td>
<td>10.1i</td>
</tr>
<tr>
<td>Virtex-4 4VLX100-12</td>
<td>x4</td>
<td>7,922</td>
<td>19²</td>
<td>4</td>
<td>-</td>
<td>10.1i</td>
</tr>
<tr>
<td>Virtex-5 5VLX50T-1</td>
<td>x1</td>
<td>2,964</td>
<td>7²</td>
<td>4</td>
<td>1/1</td>
<td>12.1i</td>
</tr>
<tr>
<td>Virtex-5 5VLX50T-1</td>
<td>x4</td>
<td>3,471</td>
<td>19²</td>
<td>4</td>
<td>1/4</td>
<td>12.1i</td>
</tr>
<tr>
<td>Virtex-6 6VLX7ST-1</td>
<td>x1</td>
<td>2,278</td>
<td>7²</td>
<td>4</td>
<td>0/1</td>
<td>12.1i</td>
</tr>
<tr>
<td>Virtex-6 6VLX7ST-4</td>
<td>x4</td>
<td>3,321</td>
<td>19²</td>
<td>4</td>
<td>0/4</td>
<td>12.1i</td>
</tr>
<tr>
<td>Spartan-6 6SLX75T-4</td>
<td>x1</td>
<td>2,451</td>
<td>7²</td>
<td>4</td>
<td>1/1</td>
<td>12.1i</td>
</tr>
<tr>
<td>Spartan-6 6SLX75T-4</td>
<td>x4</td>
<td>3,393</td>
<td>19²</td>
<td>4</td>
<td>1/4</td>
<td>12.1i</td>
</tr>
</tbody>
</table>

Notes:

1) Actual slice count dependent on percentage of unrelated logic – see Mapping Report File for details.
2) Only PCI Express bus interface signals are routed off-chip.

**Support**

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

**Verification**

The core has been verified using Avery’s PCI-Xactor verification tool. Inter-operability has been verified with Intel, nVidia, VIA, and SIS chipsets, and PHYs from GeneSys Logic, Xilinx, and others have been successfully used by CAST and customers.

**Deliverables**

The core is available in ASIC (synthesizable) or FPGA (netlist) forms, and includes everything required for successful implementation. The Xilinx version includes:

- Post-synthesis EDIF netlist of the CPXP-EP and CPXP-EP-AIF
- Sophisticated HDL Testbench including external FIFOs, buffers, models of interfaces, and the core
- Simulation script, vectors, expected results, and comparison utility
- Place and route script
- Comprehensive user documentation