

Functional Description

The RBBRC core operates at two distinct modes. The Raster-to-Block operation mode or Forward Operation mode and the Block-to-Raster operation mode or Inverse Operation. The Control Interface is used for programming the operation mode and the conversion-related parameters such as image dimensions, sub-sampling format etc. There is one dedicated interface for each type of data the core accepts or produces, so there are a total of four data I/O interfaces; the Pixel input and block output interfaces that are active during Forward Operation and the Block input and Pixel output interfaces that are active during Inverse Operation. In conjunction with these four interfaces and the control registers interface, there are two more used in both operating modes. These are the external memory interface through which an external memory module that stores conversion intermediate results is accessed and the system interface.

Forward Operation – Raster-to-Block conversion

Core accepts the raster scanned pixels through pixel input interface. Depending on the programmed image dimensions and pixel sub-sampling format, the core, if necessary, performs horizontal image padding by repeating last row sample of each component. Components are then de-multiplexed and, if necessary, vertical padded by repeating last image row for each component. The pixel samples are then stored in the external 16-line double buffer memory. Stored pixels are finally retrieved on a block-by-block basis and they are fed to the block output interface.

Inverse Operation – Block-to-Raster conversion

Core accepts the MCU blocks through block input interface. The MCU interleaved component blocks are de-multiplexed and they are stored to the external double-buffer memory. Then the external memory is addressed in such a way so that image samples are read in raster scan order. According to the programmed image parameters regarding image dimensions and sampling format, the core, if necessary, performs vertical and/or horizontal de-padding at each block of each image component. The component samples are then interleaved according to the image format specified. Finally the interleaved samples are fed to the pixel output interface. If the core is programmed to do so, it will up-sample its output to 4:4:4 format (assuming a 4:2:2 or 4:1:1 input).

Implementation Results

The following are typical performance and utilization results using a variety of implementation technologies.

Asic Silicon Vendor	Technology	Eq. Gates	f _{MAX} (MHz)
UMC	0.18 u	26,000	250
ATMEL	0.18 u	22,000	250

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Verification

The core has been verified through extensive simulation and rigorous code coverage measurements.

Deliverables

The core includes everything required for successful implementation:

- VHDL or Verilog RTL source code
- Post-Synthesis EDIF (netlist release)
- Sophisticated self-checking Testbench (Verilog versions use Verilog 2001)
- Simulation and synthesis scripts
- Place & Route scripts (netlist release)
- Documentation & Design Support