



## Versions and Configuration Options

The xSPI-MC is a highly configurable core and it is available in four versions as shown in the table below.

Version Name	xSPI-MC	xSPI-MC-NOR	xSPI-MC-PSRAM	xSPI-MC-NAND
Short Description / Features	Serial Mem. Controller	Serial NOR Flash Mem. Controller	Serial PSRAM Mem. Controller	Serial NAND Flash Mem. Controller (*3)
AHB AIP/XIP Slave I/F	✓	✓	✓	✓
AXI AIP/XIP Slave Interface	✓	✓	✓	✓
XIP (transparent read access)	✓	✓	✓	✓
AIP (transparent R/W access)	✓	✗	✓	✗
AHB Master (DMA)	✓	✓	✓	✓
Auto-Boot (Requires DMA)	✓	✓	✗	✓
Auto-Configuration	✓	✓	✗	✓
Soft-PHY (No Support)	✓	✓	✓	✓
Soft-PHY (w Support)	✓	✓	✓	✓
<b>Protocols Support</b> (Use & Support limited to the identified protocols)				
xSPI	✓	✓	✓	✓
Hyperbus	✓	✓	✓	✗
Xccela	✓	✓	✗	✗
Legacy & Proprietary (*1)	✓	✓	✓	✗
<b>Performance Options</b>				
x1/x2/x4	✓	✓	✓	✓
x8	✓	✓	✓	✓
x16	✓	✓	✓	✓
DTR	✓	✓	✓	✓
<b>Devices Support</b> (Use & Support limited to the supported device types)				
Serial NOR	✓	✓	✗	✗
Serial NAND (*2)	✓	✗	✗	✓
PSRAM (*3)	✓	✗	✓	✗
Other (*4)	✓	✓	✓	✓

Symbols Index	
✓:	Supported
✗:	Not Supported
✓:	Optionally Supported

### Notes

- \*1: A Limited set of legacy and proprietary protocols are verified to work with the core. More can be added on request
- \*2: Wear leveling / bad block management in customer software
- \*3: Only a limited set of APMemory PSRAM devices is supported by default. More can be added on request
- \*4: Other memory types may be added on request

## Size and Performance

The xSPI-MC can be mapped to any Intel® FPGA device (provided sufficient silicon resources are available). Its size strongly depends on the configuration. Under its minimum configuration (XIP, no AIP, no DMA, no Auto-configuration) the core is about 1,000 ALMs. The SoC interfaces (i.e. the AHB, AXI and APB) clocks can run at relatively high frequencies (e.g. 150MHz on Arria® 10 GX speed grade 5). The speed of the SPI interface depends on the timing characteristics of the attached device, and the target FPGA device. Please contact CAST to get accurate characterization data for your target technology and configuration.

## Verification

The core and its soft PHY has been verified and proven in production in various configurations and with several memory devices. Please contact CAST to learn more about your target configuration and memory devices.

## Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty consecutive days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

## Deliverables

The core is available in synthesizable Verilog and FPGA netlist forms and includes everything required for successful implementation including a sophisticated Verilog testbench and user documentations.