# **PCI-HB-AHB**

## PCI to AMBA AHB Host Bridge Core

This PCI Host Bridge IP core enables data transfers between an AMBA® AHB host processor bus system and PCI bus based devices.


The bridge enables higher utilization of the bus' available bandwidth by prefetching PCI data and buffering AHB data, and allows the host to initiate PCI accesses or to respond to transactions initiated by other PCI devices.

The core complies with the PCI bus specification versions 3.0 and 2.3, and can act as a PCI master and target. Furthermore, it implements PCI bus arbitration, supporting up to seven PCI bus agents, PCI reset signal generation, and all types of PCI transactions provisioned by the standard.

The host connects to the bridge via master and slave 32-bit AMBA/AHB bus interfaces. The AHB slave interface allows the host to access the status and control registers and to initiate PCI Transfers, while data from the PCI target is communicated to the host via the AHB master interface.

The PCI-HB-AHB builds on more than 15 years of CAST PCI IP expertise and has been designed for straightforward reuse, with proven design practices that ensure easy integration and smooth technology mapping. The core is available in synthesizable RTL or as a targeted FPGA netlist, and is delivered with everything required for rapid and successful integration and implementation.

#### **Block Diagram**



#### **FEATURES**

#### **PCI Host Bridge**

- Enables data communication between the Host Processor residing on an AHB bus and devices on the PCI bus
- PCI I/O space and memory space are mapped directly to the AMBA AHB memory space
- PCI Interrupt and System Errors are propagated as interrupts to the host
- PCI Configuration registers are accessible from both PCI and host directions
- Advanced PCI data prefetching and AHB data buffering for improved bus bandwidth utilization
- Asynchronous AMBA/AHB and PCI clocks

#### **PCI Interface**

- PCI specification 3.0 and 2.3 compliant
  - o 33 MHz
  - o 32-bit bus width
  - 32-bit address space
  - Parity generation and parity error detection
- PCI Master & Target support all types of transactions:
  - Configuration space read/write
  - o Memory space read/write
  - I/O Space read/write
  - Interrupt acknowledge (optional)
  - Special cycles (optional)
- PCI reset generator
- PCI bus arbiter
  - Up to 7 external bus agents
  - Flexible priority schemes
  - Agent malfunction detection and reporting

#### **AHB Interface**

- 32-bit AMBA/AHB v2.0 host interface
- AHB Slave enables host to initiated PCI transaction and access configuration registers
- AHB Master delivers data from the PCI target interface to the host



#### Implementation Results

PCI-HB-AHB reference designs have been evaluated in a variety of technologies. The following are indicative ASIC results.

ASIC Technology	Cell Area	NAND2 Area (um^2)	Approx. Area (gate equiv.)	Frequency (MHz) PCI Clock
TSMC 65 nm	31,778	1.6	19,861	66
TSMC .09 µm	49,920	2.8224	17,700	66
TSMC .13 µm	98,308	5.0922	19,300	66
TSMC .18 µm	206,616	9.9792	20,700	66

#### Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

#### Verification

The core has been verified through extensive simulation, rigorous code coverage measurements and it has been proven in FPGA and ASIC designs.

#### **Deliverables**

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The ASIC version includes:

- HDL RTL source code
- Sophisticated HDL Testbench
- Simulation script, vectors, expected results, and comparison utility
- Synthesis script
- Comprehensive user documentation, including detailed specifications and a system integration guide

### **CAST PCI Cores Family**

CAST offers a broad family of PCI cores the members of which along with their basic features are outlined in the following table.

	PCI-T32	PCI-T32MF	PCI-M32	PCI-M32MF	PCI-HB	PCI-HB-AHB	PCI-DHB-AHB
PCI 33 MHz	<b>✓</b>	<b>✓</b>	<b>✓</b>	~	~	~	<b>✓</b>
Host	×	×	×	×	<b>✓</b>	<b>✓</b>	<b>✓</b>
Master	×	×	<b>✓</b>	<b>✓</b>	×	×	✓
Target	<b>~</b>	~	<b>✓</b>	<b>✓</b>	×	×	✓
Multifunction	×	~	×	<b>✓</b>	×	×	×
32bit	~	~	~	~	•	•	~
64bit	×	×	×	×	×	×	×
SoC Interface	Generic AXI, AHB, Avalon-MM <sub>1</sub>	Generic AXI, AHB, Avalon-MM <sub>1</sub>	Generic AHB, AXI, Avalon-MM1	Generic AXI, AHB, Avalon-MM <sub>1</sub>	Generic AXI, Avalon-MM <sub>1</sub>	AHB	АНВ
ASIC Support	<b>✓</b>	<b>✓</b>	<b>✓</b>	~	•	•	<b>✓</b>
FPGA Support	<b>√</b> 2	<b>√</b> 2	<b>√</b> 2	<b>√</b> 2	<b>√</b> 2	<b>√</b> 2	<b>√</b> 2

Notes: ✓: Feature is supported

Feature optionally supportedFeature is not supported

1 : SoC interface in grey font can be made available upon request

2 : FPGA devices that do not support PCI I/O standard (e.g. Xilinx Virtex-6 and Stratix-V) are not supported

