This PCI Host Bridge IP core enables data transfers between an AMBA® AHB host processor bus system and PCI bus based devices.

The bridge supports Host Mode and Device Mode (selected by a dedicated input pin). In Host Mode, the bridge is in charge of PCI bus arbitration and generating the PCI reset signal. In Device Mode, the bridge implements a PCI target enabling PCI access to the AMBA AHB bus space behind the bridge.

The bridge enables higher utilization of the bus’ available bandwidth by prefetching PCI data and buffering AHB data, and allows the host to initiate PCI accesses or to respond to transactions initiated by other PCI devices.

The core complies with the PCI bus specification versions 3.0 and 2.3, and can act as a PCI master and target. Furthermore it implements PCI bus arbitration, supporting up to seven PCI bus agents, PCI reset signal generation, and all types of PCI transactions provisioned by the standard.

The host connects to the bridge via master and a slave 32-bit AMBA/AHB bus interfaces. The AHB slave interface allows the host to access the status and to control registers and initiate PCI Transfers, while data from the PCI target is communicated to the host via the AHB master interface.

The PCI-DHB-AHB builds on more than 10 years of CAST PCI IP expertise and has been designed for straightforward reuse, with proven design practices that ensure easy integration and smooth technology mapping. The core is available in synthesizable RTL or as a targeted FPGA netlist, and is delivered with everything required for rapid and successful integration and implementation.

**Block Diagram**

**Features**

**PCI Device/Host Bridge**
- Pin-selectable PCI Host Bridge or PCI Device operation
- Enables data communication between the Host Processor residing on an AHB bus and devices on the PCI bus
- PCI I/O space and memory space are mapped directly to the AMBA AHB memory space
- PCI Interrupt and System Errors are propagated as interrupts to the host
- PCI Configuration registers are accessible from both PCI and host directions
- Advanced PCI data prefetching and AHB data buffering for improved bus bandwidth utilization
- Asynchronous AMBA/AHB and PCI clocks

**PCI Interface**
- PCI specification 3.0 and 2.3 compliant
  - 33/66 MHz
  - 32-bit bus width
  - 32-bit address space
  - Parity generation and parity error detection
- PCI Master & Target and Device support all types of transactions:
  - Configuration space read/write
  - Memory space read/write
  - I/O Space read/write
  - Interrupt acknowledge (optional)
  - Special cycles (optional)
- PCI reset generator
- PCI bus arbiter
  - Up to 7 external bus agents
  - Flexible priority schemes
  - Agent malfunction detection and reporting

**AHB Interface**
- 32-bit AMBA/AHB v2.0 host interface
- AHB Slave enables host to initiated PCI transaction and access configuration registers
- AHB Master delivers data from the PCI target interface to the host
Implementation Results

PCI-DHB-AHB reference designs have been evaluated in a variety of technologies. The following are indicative ASIC results.

<table>
<thead>
<tr>
<th>ASIC Technology</th>
<th>Cell Area (um²)</th>
<th>Approx. Area (gate equiv.)</th>
<th>Frequency (MHz) PCI Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSMC 65 nm</td>
<td>45468</td>
<td>28.417</td>
<td>66</td>
</tr>
<tr>
<td>TSMC .09 µm</td>
<td>73586</td>
<td>26.072</td>
<td>66</td>
</tr>
<tr>
<td>TSMC .13 µm</td>
<td>149607</td>
<td>29.379</td>
<td>66</td>
</tr>
</tbody>
</table>

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Verification

The core has been verified through extensive simulation, rigorous code coverage measurements and it has been proven in FPGA and ASIC designs.

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The ASIC version includes:

- HDL RTL source code
- Sophisticated HDL Testbench
- Simulation script, vectors, expected results, and comparison utility
- Synthesis script
- Comprehensive user documentation, including detailed specifications and a system integration guide

CAST PCI Cores Family

CAST offers a broad family of PCI cores the members of which along with their basic features are outlined in the following table.

<table>
<thead>
<tr>
<th></th>
<th>PCI-T32</th>
<th>PCI-T64</th>
<th>PCI-T32MF</th>
<th>PCI-M32</th>
<th>PCI-M64</th>
<th>PCI-M32MF</th>
<th>PCI-HB</th>
<th>PCI-HB-AHB</th>
<th>PCI-DHB-AHB</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI 33/66 MHz</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Host</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Master</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Target</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Multifunction</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>32bit</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>64bit</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>x</td>
<td>x</td>
<td>✓</td>
<td>x</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>SoC Interface</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Generic AXI, AHB, Avalon-MM^1</td>
<td>Generic AXI, AHB, Avalon-MM^1</td>
<td>Generic AXI, AHB, Avalon-MM^1</td>
<td>Generic AHB, AXI, Avalon-MM^1</td>
<td>Generic AHB, AXI, Avalon-MM^1</td>
<td>Generic AXI, AHB, Avalon-MM^1</td>
<td>Generic AXI, Avalon-MM^1</td>
<td>AHB</td>
<td>AHB</td>
</tr>
<tr>
<td>ASIC Support</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
</tr>
<tr>
<td>FPGA Support</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
<td>✓^2</td>
</tr>
</tbody>
</table>

Notes:

✓ : Feature is supported
✓ : Feature optionally supported
✗ : Feature is not supported
1 : SoC interface in italics can be made available upon request
2 : FPGA devices that do not support PCI I/O standard (e.g. Xilinx Virtex-6/7 and Stratix-V) are not supported

CAST, Inc.
11 Stonewall Court
Woodcliff Lake, NJ 07677
+1 201.391.6830

Copyright © CAST, Inc. 2013, All Rights Reserved.
Contents subject to change without notice.
Trademarks are the property of their respective owners.