Results for a typical configuration (with no memories) optimized for speed are shown here.
ASIC Technology |
Optimization Strategy |
Approx. Area |
Frequency (APB clock) |
| TSMC 0.18µm | Area |
39,000 gates |
50 MHz |
| TSMC 0.18 µm | Speed |
46,000 gates |
147 MHz |