

# CAST



## MAC-1G

### 1-Gigabit Ethernet Media Access Controller Core

The MAC-1G is a flexible, full-featured implementation of IEEE 802.3-2000 that operates at 10/100/1000 Mbps. It includes a generic host interface with integrated FIFO logic and DMA controller and can work with various data path widths and system clock speeds. It provides half- or full-duplex operation, supports jumbo frames, and includes low-power features. Its network interface supports any MII/GMII physical layer devices.


Designed for easy reuse, the core uses under 2,720 slices.

### Applications

The MAC-1G is ready to serve as a complete network controller that designers can simply connect to any 8-, 16-, 32-, or 64-bit processor working with any arbitrary clock frequency. Specific applications include:

- Network Interface Cards (NICs)
- Routers, switching hubs
- Systems On Chip (SOCs)

### Block Diagram



### Features

- Network interface features
  - Supports data transfer rates of 10/100/1000 Mbps
  - MII/GMII Media Independent Interface
  - Optional RMII, SMII
  - PHY management interface\*
- Data link layer functionality
  - Meets IEEE 802.3 - 2000 specification
  - Full- or half-duplex operation
  - CSMA/CD procedures for half duplex\*
  - Flow control for full duplex\*
  - Jumbo frames support up to 16kB
  - Extensive set of MIB statistical counters\*
  - Flexible address filtering
- Control and status registers
  - Configurable 8-, 16-, or 32-bit slave interface
  - Single interrupt line
  - Interrupt mitigation control mechanism
- DMA controller
  - Configurable 8-, 16-, 32-, or 64-bit data bus length
  - Configurable address bus length
  - Big or little endian data byte ordering
  - Scatter/Gather capabilities
  - Programmable burst length
  - Intelligent arbitration between transmit and receive processes
- Descriptor/buffer architecture
  - Descriptor "ring" or "chain" structures
  - Single descriptor points to up to two data buffers
- Low power capabilities
  - Independent clocks for data and control paths
  - Running/Suspended/Stopped modes of operation
  - Clock switching support
- Transmit/Receive dual port RAM interfaces
  - Operate as internal configurable FIFOs
  - Programmable threshold levels

\* These features can be removed upon request before delivery to achieve a lower gate count

## Functional Description

The MAC1G core consists of the following blocks:

- TC – Transmit Controller. Implements 802.3 transmit operation.
- RC – Receive Controller. Implements 802.3 receive operation.
- BD – Backoff/Deferring. Implements CSMA/CD algorithms for half duplex operation.
- FC – Flow Control. Implements flow control (PAUSE functionality) for full duplex operation.
- SC – Statistical Counters. Implements MIB statistical counters.
- TFIFO – Transmit FIFO. Controls data flow between the MAC and the Transmit Data RAM.
- RFIFO – Receive FIFO. Controls data flow between the MAC and the Receive Data RAM.
- TLSM – Transmit Linked List State Machine. Implements descriptor/buffer architecture.
- RLSM – Receive Linked List State Machine. Implements descriptor/buffer architecture.
- DMA – Direct Memory Access. Provides the data master interface for the MAC.
- CSR – Control and Status Registers. Provides access to the internal registers via slave interface.
- RSTC – Reset Controller. Generates internal reset signals for all clock domains in the design.
- MIIM – Management Interface. Provides access to internal registers of the PHY device.
- TPSM – Transmit Process State Machine. Controls the actual status of the transmit process.
- RPSM – Receive Process State Machine. Controls the actual status of the receive process.

For proper operation of the core the following external components are required:

- Transmit Data RAM – Synchronous dual port RAM working as transmit FIFO memory.
- Receive Data RAM – Synchronous dual port RAM working as receive FIFO memory.
- Address RAM – Synchronous dual port RAM for MAC physical addresses / hash table.
- SC counters RAM – Synchronous RAM for statistical counters.

## Customization

Several optional features that may not be required for all applications can be removed from the design upon special request prior to delivery. These are: PHY management interface (MIIM block), Flow control for full duplex (FC block), CSMA/CD procedures for half duplex (BD block), and MIB Statistical counters (SC block).

There are also several controllable generic parameters in the MAC-1G core:

- DATAWIDTH – Data bus width of the data master interface (8/16/32/64, default = 32)
- DATADEPTH – Address bus width of the data master interface (8-32, default = 32)
- CSRWIDTH – Data bus width of the CSR slave interface (8/16/32/64, default = 32)
- TFIFODEPTH – Transmit FIFO size (up to 64kB, default = 512B)
- RFIFODEPTH – Receive FIFO size (up to 64kB, default = 512B)
- TCDEPTH – Number of frames that can reside in the transmit FIFO at the same time (default = 1 frame)
- RCDEPTH – Number of frames that can reside in the receive FIFO at the same time (default = 2 frames)

With source code licenses, these generic parameters can be changed before synthesis. For netlist licenses, changes to these generic parameters must be specified at purchase time and set prior to delivery.

## Implementation Results

MAC-1G reference designs have been evaluated in a variety of technologies. The following are sample Xilinx results for a 32-bit version configuration of the core with a transmit FIFO=512B and a receive FIFO=512B, optimized for speed, with IOBs assuming all core I/O is routed off-chip.

Device	Slices	BRAM	IOB	Fmax Host Side	ISE Version
Virtex-4 4VFX20-12	5844	5	246	106 MHz	9.2.02i
Virtex-5 5VLX30-3	3011	3	246	136 MHz	9.2.02i
Virtex-6 6VLX75T-3	1683	3	246	200 MHz	12.2i
Spartan-6 6SLX25-3	1849	3	246	95 MHz	11.5

## Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

## Verification

The core has been verified through extensive simulation and rigorous code coverage measurements.

## Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The Altera version includes:

- Post-synthesis EDIF netlist
- Sophisticated HDL Testbench that instantiates the MAC-1G core, on chip dual port RAMs, bus/behavioral model of host, bus/behavioral model of shared RAM, bus/behavioral model of PHY device, clock generators, reset generator, and processes that compare your simulation results with the expected results
- Simulation script, vectors, expected results, and comparison utility
- Place and route script
- Comprehensive user documentation, including detailed specifications and a system integration guide