LIN Core — Intel Implementation Results

The LIN can be mapped to any ASIC technology or FPGA device (provided sufficient silicon resources are available). The following table provides sample Altera results. Please contact CAST to get characterization data for your target configuration and technology.

Family / Device Mode

Logic

Resources

Fmax2

(MHz)

Arria 10

10AS016C3U19I2LG
Master 228 ALMs 446
Slave1 361 ALMs 297

Cylcone 10 LP

10CL010YU256C6G
Master 492 LEs 187
Slave1 833 LEs 161

Max 10

10M08DAF484I7G
Master 497 LEs 148
Slave1 811 LEs 141

Notes:
1) Slave implemented with clock synchronization
2) Working frequency of LIN controller is 4 MHz

close window