EMAC-1G
Gigabit Ethernet Media Access Controller Core

Implements an Ethernet Media Access Controller compatible with the 10/100 Mbps IEEE 802.3 and 1Gbps IEEE 802.3-2002 specifications. The controller provides half- or full-duplex operation, supports jumbo frames, and optionally provides a reach set of statistics counters enabling station management.

A host processor can control the operation of the core via a slave interface that provides access to its control and status registers. The EMAC-1G features two master ports for data transfers, one for transmit and one for receive. The two DMA engines use buffer descriptors to automatically transfer data from local FIFOs to an external shared memory. The core supports 32-bit AMBA/AHB or Wishbone SoC buses; other bus interfaces are available on request.

Integration with an Ethernet PHY is straightforward, as the controller core supports the Media Independent Interface (MII) and the Gigabit Media Independent Interface (GMII) physical layer interface standards.

The EMAC-1G is production proven in ASIC and FPGA technologies.

Applications

The EMAC-1G can be used in any SoC design requiring Ethernet connectivity.

Block Diagram

Features

Data Link Layer
- Programmable 10/100 or 1000 Mbps operation
- IEEE 802.3-2002 specification with preamble, start-of-frame delimiter (SFD), and CRC generation and checking
- Full- or half-duplex operation
- CSMA/CD procedures for half duplex
- Flow control for full duplex
- Jumbo frames
- Flexible address filtering
- Extensive statistics counters
- Detection of too long or too short packets, with programmable length limits

PHY Interfaces
- Media Independent Interface (MII) for 10/100Mbps
- Gigabit Media Independent Interface (GMII) for 1Gbps
- MDIO interface for PHY configuration and management

Host Interface
- AMBA/AHB or Wishbone 32-bit slave for status and control
- One interrupt line per Tx and Rx.
- Clock switch control port (10/100 or 1000 Mbps)

DMA controller
- AMBA/AHB or Wishbone 32-bit master separate for Tx and Rx
- Big or little endian data byte ordering
- Scatter/Gather capabilities
- Configurable number of Buffer-Descriptors

Transmit/Receive dual port Synchronization RAMs
- Operate as internal configurable FIFOs with programmable threshold levels
- Configurable sizes up to 16kB
## Implementation Results

<table>
<thead>
<tr>
<th>Technology</th>
<th>Frequency (MHz)</th>
<th>Eq. NAND2 Gates</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSMC 40nm G</td>
<td>25</td>
<td>28,352</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>28,352</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>28,354</td>
</tr>
<tr>
<td>TSMC 65nm LP</td>
<td>25</td>
<td>29,013</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>29,013</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>29,027</td>
</tr>
<tr>
<td>TSMC 65nm GP</td>
<td>25</td>
<td>27,068</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>27,068</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>27,069</td>
</tr>
<tr>
<td>TSMC 90nm G</td>
<td>25</td>
<td>25,015</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>25,017</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>25,024</td>
</tr>
<tr>
<td>SMIC 130nm</td>
<td>25</td>
<td>24,853</td>
</tr>
<tr>
<td></td>
<td>50</td>
<td>24,872</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>25,412</td>
</tr>
</tbody>
</table>

## Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

## Deliverables

The core is available in Verilog RTL or as targeted FPGA netlist, and its deliverables include everything required for a successful implementation, including an extensive testbench, comprehensive documentation and a sample Linux driver.