CAN Specifications Support
- CAN 2.0 & CAN-FD (ISO 11898-1.2015, plus earlier ISO and Bosch specifications)
- TTCAN (ISO 11898-4 level 1)
- Optimized for AUTOSAR and SAE J1939
- Error Analysis features enabling diagnostics, system maintenance, and system optimization
- Last error type
- Arbitration lost position
- Error Warning Limit
- Listen-Only Mode enables CAN bus traffic analysis and automatic bit-rate detection
- Loop back mode for self-testing
- Time-stamping support, compliant to CiA's 603 specification
- Optional ECC memories support
Flexible Message Buffering and Filtering
- Configurable number of receive buffers
- One high-priority transmit buffer
- Configurable number of lower-priority transmit buffers
- FIFO or priority mode for transmit buffers
- Configurable number of independently programmable 29-bit acceptance filters, 1 to 16
Easy to Use and Integrate
- Programmable data rate up to 1 Mbit/s with CAN 2.0 and several Mbit/s with CAN FD option
- Programmable baud rate prescaler: 1 up to 1/256
- Single Shot Transmission Mode for lower software overhead and fast reloading of transmit buffer
- Programmable interrupt sources
- Generic 8-bit host-controller interface and optional 32-bit AMBA-APB or 32-bit AHB-Lite
- A single host can control multiple CAN bus nodes via an optional Multi-CAN wrapper
- Link to commercial bus drivers (e.g. PCA82C250T by Philips)
- Multiple times production proven
Efficient and Portable Design
- Available in RTL, and portable to ASIC and FPGA technologies
- Size of approximately 12,000 gates.
Call or click.
- General Product Brief
- Microsemi Product Brief
- Intel Product Brief
- Lattice Product Brief
- Xilinx Product Brief
- 06/13/17, CAST Drives Automotive IP Forward with New AVB/TSN Ethernet and SAE J2716 Sensor Bus Cores plus CAN-FD Time-Stamping
- 03/14/17, CAST Expands CAN Bus Solutions Suite with New PHY Daughter Card
- 11/01/16, CAN Bus Design IP from CAST Now Bundles In Avery Verification IP
- 06/16/16, CAN FD Controller IP Core Excels Through Third Plug Fest Testing
- CAN in Automation Knowledge Pages
- CAN Bit Time Calculation with Calculator
- Ways to Transition from Classic CAN to the improved CAN FD (PDF)
- AE J1939 Standards collection
- AUTOSAR official web site
The configuration of the core you have provided fit perfectly with our requirements so we decided to use it as is without any modification.
Overall, I think that the core's performance was excellent, while the detailed documentation contributed a lot to the fast integration of the core into our system.“
— Nikos Vassiliadis, Electronics Engineer, Theon Sensors
CAST is a member of the CAN in Automation (CiA) user's and amnufacturer's trade group.
CAN-CTRLCAN 2.0 & CAN FD Bus Controller Core
Implements a CAN protocol bus controller that performs serial communication according to CAN 2.0, and CAN FD specifications. It supports the original Bosch protocol and ISO specifications as defined in ISO 1989—including time-triggered operation (TTCAN) as specified in ISO 19898-4—and is also optimized to support the popular AUTOSAR and SAE J1939 specifications.
The CAN protocol uses a multi-master bus configuration for the transfer of frames between nodes of the network and manages error handling with no burden on the host processor. The core enables the user to set up economic and reliable links between various components. It appears as a memory-mapped I/O device to the host processor, which accesses the CAN core to control the transmission or reception of frames.
The CAN core is easy to use and integrate, featuring programmable interrupts, data and baud rates; a configurable number of independently programmable acceptance filters; and a generic processor interface or optionally an AMBA APB, or AHB-Lite interface. It implements a flexible buffering scheme, allowing fine-tuning of the core size to satisfy the requirements of each specific application.
The number of receive buffers is synthesis-time configurable. Two types of transmit buffers are implemented: a high-priority primary transmit buffer (PTB) and a lower-priority secondary transmit buffer (STB). The PTB can store one message, while the number of included buffer slots for the STB is synthesis-time configurable 0 to 16 slots. An optional wrapper instantiating multiple CAN controller cores easies integration in cases where multiple bus-nodes need to be controlled by the same host processor.
The core implements functionality similar to the Philips SJA1000 working with its PeliCAN mode extensions, providing error analysis, diagnosis, system maintenance, and optimization features.
The CAN core is extensively verified and proven in multiple production designs. CAN bus verification IP (VIP) is also available for this core, for comprehensive verification of the core and its function within a system.
This core can be mapped to any any Intel, Lattice, MicroSemi, or Xilinx programmable device, or to any ASIC technology, provided sufficient silicon resources are available. Please contact CAST Sales to get accurate characterization data for your specific implementation requirements. Meanwhile, we provide the following representative results (each in a new pop-up window):
The CAN-CTRL core can be integrated in devices that use CAN or higher-layer, CAN-based communication protocols. In addition to traditional automotive applications, such devices are used in industrial (e.g. the CANopen and DeviceNet protocols), aviation (e,g. the ARINC-825 and CANaerospace protocols), marine (e.g. the NMEA 2000 protocol) and other applications.
The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.
The core has been rigorously verified and has been production proven multiple times.
The core includes everything required for successful implementation:
- VHDL or Verilog RTL source code
- Post-synthesis EDIF (netlist licenses)
- Behavioral tests
- Post-synthesis verification
- Simulation scripts
- Synthesis scripts
- Linux driver