Digital IP Cores
and Subsystems

Our family of microcontroller and microprocessor related cores includes capable and competitive 32-bit BA22s and the best-available set of proven 8051s.

32-bit Processors
BA2x Family Overview

Secure Processors
Geon - Protected Execution

Application Processors
BA25 Adv. App. Processor
BA22 Basic App. Processor

Cache-Enabled Embedded
BA22 Cache-Embedded

Embedded Processors
BA22 Deeply Embedded
BA21 Low Power
BA20 PipelineZero

Processor-Based AMBA® Subsystems
Family Overview
AHB Low-Power
AHB Performance/Low-Power
AXI Custom Performance

AMBA Bus Infrastructure Cores
See Peripherals Cores >

Efficiently compress media or data with these high-performance hardware codecs.
• See the video and image compression Family Page

JPEG Still & Motion
Encoders
Baseline
Extended
Ultra-Fast
Decoders
Baseline
Extended
Ultra-fast

Easily integrate memories, peripherals, and hardware networking stacks into SoCs.

Display Controllers
TFT LCD

Device Controllers
smart card reader

NOR Flash Controllers
Parallel Flash for AHB
SPI Flash
Octal, XIP for AHB
Quad, XIP for AHB
Quad, XIP for AXI

Legacy Peripherals
DMA Controllers
8237, 82380
UARTs
16450S, 16550S, 16750S
Timer/Counter
8254

Quickly complete the standard parts of your SoC with these memory and peripheral controllers, interfaces, and interconnect cores.

Ethernet MAC
• 1G eMAC Controller

Network Stacks
40G UDPIP Stack
1G/10G UDP/IP stack
• Hardware RTP Stack
  – for H.264
  – for JPEG
• MPEG Transport Stream
  Encapsulator

Automotive Buses
CAN

CAN 2.0/FD controller
CAN FD Reference Design
CAN PHY Daughter Card
CAN Bus VIP
LIN
LIN Bus Master/Slave
SENT/SAE J2716
Tx/Rx Controller
Automotive Ethernet
IEEE 802.1AS Hardware
   Protocol Stack

Avionics/DO-254 Buses
MIL-STD 1553
ARINC 429
ARINC 825 CAN

SPI
Octal SPI
XIP for AHB
Quad SPI
XIP for AHB
XIP for AXI
Master/Slave
Single SPI
Master/Slave
Bridges
SPI to AHB-Lite

I2C & SMBUS
Master/Slave Controller
Master/Slave VIP
I2C
Master  • Slave

Data Link Controllers
• SDLC & HDLC
UARTs
16450S, 16550S, 16750S

PCI — Target
32-bit, 32-bit multi, 64-bit
PCI — Master
32-bit, 32-bit multi, 64-bit
PCI — Host Bridge
32 bit, 32 bit - AHB
32 bit & device - AHB

These encryption cores make it easy to build security into a variety of systems.

AES
AES, programmable
  CCM, GCM, XTS
Key Expander

DES
DES single
DES triple

Hash Functions
SHA-3 (Keccak)
SHA-256
SHA-1
MD5

DO-254 Compliant, Multichannel ARINC 429 Receiver/Transmitter Core

Multichannel ARINC 429 Rx/Tx

  • Any number of Rx and Tx channels (default is 16 each)
  • Programmable data rates for each channel: 12.5 or 100 kbps
  • Programmable parity generation (Tx) and checking (Rx): Odd or even
  • Flexible received frame filtering based on Label (up to 256 different labels) and/or Source/Destination Identifier (SDI) fields
  • Receiver detects and reports parity, label, and SDI errors
  • Independent, configurable-depth, 32-bit wide, Receiver and Transmitter FIFOs

Reliable and Proven

  • Developed according to DO-254 ED-80 (DAL-A) guidelines
  • Deployed in many military and civilian avionic systems
  • Verified with large number of driver and receiver modules
  • FMC FPGA board available for evaluation and in-field testing

Easy to Use

  • Extended flexibility defined by  pre-synthesis parameters for:
    • input clock frequency
    • number of channel
    • FIFO depth and thresholds
  • Labels memory size
  • Loopback mode for self-testing
  • Supports standard line drivers and receivers

Deliverables

  • Source-code VHDL RTL or targeted netlist
  • Testbench
  • Comprehensive documentation
  • Optional DO-254 Certification Data Packages

Contact Sales
Call or click.
+1 201.391.8300

Downloads (PDFs)

Related Products

  • 1553-BC/RT/MT MIL-STD-1553 Bus Controller, Remote Terminal, and Monitor Terminal Core
  • A825-CAN ARINC 825 Avionics CAN Controller

News Releases

Resources

A429-RxTxMultichannel ARINC 429 Receiver/Transmitter

The A429-RxTx IP core is a multichannel transmitter (Tx) and receiver (Rx) compliant to the ARINC 429 standard.

A429-RxTx is part of the DO-254 compliant line of avionics IP cores from CAST, Inc.Developed according to DO-254 ED-80 guidelines and field-proven in many civilian and military avionics systems, the core is highly reliable and ready for aviation applications. 

The A429-RxTx core is designed to enable independent control of multiple receive and transmit channels with minimum overhead for the host processor. The number of Rx and Tx channels is configurable at synthesis time. Frames received or to be transmitted are stored in 32-bit wide FIFOs of synthesis-time configurable depth. The core provides access to the FIFOs and to its status and control registers via a generic 32-bit wide host interface.

Using the core’s control registers, the host can independently configure each of the channels. For each transmit or receive channel the data-rate (12.5 or 100 kbps) and parity generation or checking mode (odd or even) can be chosen. Receiving channels can also be programmed to filter data based on the label and/or the SDI fields of the incoming frames.

With frame filtering enabled, the core delivers to the host only the received messages that have specific label field values and SDI field values. Status information (FIFO occupancy, transmission or reception status, etc.), and possible reception errors are reported to the host via the core’s status registers, but also via a rich set of maskable interrupts.


The A429-RxTx core is designed with industry best practices, and its reliability has been proven in real life in many civilian and military avionics systems. The core is available in VHDL RTL or as a targeted FPGA netlist. Deliverables provide everything required for a successful implementation, including sample scripts, an extensive testbench, and comprehensive documentation. An FMC FPGA board is also available for evaluating or in-field testing the core.

See representative implementation results (each in a new pop-up window):

Altera numbers Xilinx numbers

Applications

The core is suitable for devices or systems with an ARINC 429 interface and designed for aviation applications such as flight guidance and navigation, or flight data communication and recording.

Silicon Resources Requirements

The core can be mapped to any ASIC technology and FPGA devices from Intel/Altera, Lattice, Microsemi, or Xilinx, and its silicon resources requirements depend on its configuration. The following table provides indicative implementation results.

Target Technology

Area

 

Target Technology

Area

Altera, Arria10

2,010 ALMs

 

Xilinx, Kintex7

1,289 LUTs

Altera, Cyclone V

1,655 ALMs

 

Xilinx, Kintex UltraScale

1,326 LUTs

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

 

 

tw    fbk    li    li    li
Top of Page