Digital IP Cores
and Subsystems

Our family of microcontroller and microprocessor related cores includes capable and competitive 32-bit BA22s and the best-available set of proven 8051s.

32-bit Processors
BA2x Family Overview

Secure Processors
Geon - Protected Execution

Application Processors
BA25 Adv. App. Processor
BA22 Basic App. Processor

Cache-Enabled Embedded
BA22 Cache-Embedded

Embedded Processors
BA22 Deeply Embedded
BA21 Low Power
BA20 PipelineZero

Processor-Based AMBA® Subsystems
Family Overview
AHB Low-Power
AHB Performance/Low-Power
AXI Custom Performance

AMBA Bus Infrastructure Cores
See Peripherals Cores >

Efficiently compress media or data with these high-performance hardware codecs.
• See the video and image compression Family Page

JPEG Still & Motion
Encoders
Baseline
Extended
Ultra-Fast
Decoders
Baseline
Extended
Ultra-fast

JPEG LS
Encoder
Lossless & Near-Lossless

Lossless Data Compression
GZIP Compressor
GUNZIP Decompressor
GZIP Reference Designs
    • Intel Accelerator
    • Xiinx PCIe Board

Companion Cores
CAMFE Camera Processor
Network Stacks
40G UDPIP Stack
1G/10G UDPIP Stack
RTP Stack for H.264
RTP Stack for JPEG
• MPEG Transport Stream
  Encapsulator

Easily integrate memories, peripherals, and hardware networking stacks into SoCs.

Display Controllers
TFT LCD

Device Controllers
smart card reader

NOR Flash Controllers
Parallel Flash for AHB
SPI Flash
Octal, XIP for AHB
Quad, XIP for AHB
Quad, XIP for AXI

Legacy Peripherals
DMA Controllers
8237, 82380
UARTs
16450S, 16550S, 16750S
Timer/Counter
8254

Quickly complete the standard parts of your SoC with these memory and peripheral controllers, interfaces, and interconnect cores.

Ethernet MAC
• 1G eMAC Controller

Network Stacks
40G UDPIP Stack
1G/10G UDP/IP stack
• Hardware RTP Stack
  – for H.264
  – for JPEG
• MPEG Transport Stream
  Encapsulator

Automotive Buses
CAN

CAN 2.0/FD controller
CAN FD Reference Design
CAN PHY Daughter Card
CAN Bus VIP
LIN
LIN Bus Master/Slave
SENT/SAE J2716
Tx/Rx Controller
Automotive Ethernet
IEEE 802.1AS Hardware
   Protocol Stack

Avionics/DO-254 Buses
MIL-STD 1553
ARINC 429
ARINC 825 CAN

SPI
Octal SPI
XIP for AHB
Quad SPI
XIP for AHB
XIP for AXI
Master/Slave
Single SPI
Master/Slave
Bridges
SPI to AHB-Lite

I2C & SMBUS
Master/Slave Controller
Master/Slave VIP
I2C
Master  • Slave

Data Link Controllers
• SDLC & HDLC
UARTs
16450S, 16550S, 16750S

PCI — Target
32-bit, 32-bit multi, 64-bit
PCI — Master
32-bit, 32-bit multi, 64-bit
PCI — Host Bridge
32 bit, 32 bit - AHB
32 bit & device - AHB

These encryption cores make it easy to build security into a variety of systems.

AES
AES, programmable
  CCM, GCM, XTS
Key Expander

DES
DES single
DES triple

Hash Functions
SHA-3 (Keccak)
SHA-256
SHA-1
MD5

DO-254 certifiable, highly-featured MIL-STD-1553B link controller

MIL-STD-1553 Link Controller

  • BC/RT/MT; BC-only, RT-only and Multi-RT configurations
  • Supports dual-redundant buses
  • Supports flexible message scheduling and minimizes host processor load
    • Programmable auto-repeat retry-on-error, and stop-on-error modes
    • Programmable inter-message gap (4µs to 65.5ms)
  • Enables efficient message monitoring and filtering for all types of traffic
    • Up to 30 Rx and 30 Tx programmable sub-addresses
    • Single, Dual, and Circular data buffering modes
  • Error detection and status reporting for all transactions

Reliable and Proven

  • Deployed in many military and civilian avionic systems
  • Verified with numerous transceiver-transformer pairs.
  • Optionally delivered with DO-254 Certification Data Package
  • FMC FPGA board available for evaluation and/or in-field testing

Easy to Use

  • Compatible with industry-standard devices, enables use of existing software drivers and applications
  • Special versions available for replacement of legacy ICs

Deliverables

  • Source-code VHDL RTL or targeted netlist
  • Test-bench
  • Comprehensive documentation
  • Optional DO-254 package for all certification levels.

Contact Sales
Call or click.
+1 201.391.8300

Downloads (PDFs)

Related Products

  • A429-RxTx Multichannel ARINC 429 Receiver/Transmitter
  • A825-CAN ARINC 825 Avionics CAN Controller

News Releases

Resources

1553-BC/RT/MTMIL-STD-1553 Bus Controller, Remote Terminal, and Monitor Terminal Core

The 1553-BC/RT/MT IP core implements a serial link controller enabling the development of Bus Controllers (BC), Remote Terminals (RT), and Monitor Terminals (MT) compliant with the Department of Defense MIL-STD-1553B standard.

1553-BC/RT/MT is part of the DO-254 compliant line of avionics IP cores from CAST, Inc.Field-proven in many civilian and military avionics systems and optionally accompanied by a DO-254 certification package, the core is highly reliable and ready for aviation applications. 

The core can operate as a Bus Controller, Remote Terminal, and Monitor Terminal at the same time. The BC and RT modules can also be disabled at run time, or at synthesis time to reduce silicon requirements. The Monitor Terminal provides 1553 Bus Monitor (BM) functions within the core. It is available under all configurations, and can be enabled or disabled at run time.

The 1553-BC/RT/MT is designed to enable flexible message scheduling, monitoring, and filtering for all types of traffic in different bus architectures and with minimum overhead for the host processor. Messages are conveyed to/from the host via shared memory space organized in 16-bit words, and configure the core via its 16-bit wide register interface.

Once the host sets up one or more transmissions, the core operates on standalone basis, and the host is only required to respond on transmission events (e.g. reception of all data or error detection).

Compatibility with popular IC devices enables the core to work with industry-standard drivers and software applications. Special versions are available for drop-in replacement of legacy ICs.

The 1553-BC/RT/MT core is designed with industry best practices, and its reliability has been proven in real-life in many civilian and military avionics systems.

The core is available in VHDL RTL or as targeted FPGA netlist. Deliverables provide everything required for a successful implementation, including sample scripts, an extensive testbench, and comprehensive documentation. An FMC FPGA board is also available for evaluating or in-field testing the core.

See representative implementation results (each in a new pop-up window):

Altera numbers Xilinx numbers

Applications

The 1553-BC/RT/MT is suitable for the implementation of MIL-STD-1553B Bus Controllers (BC), Remote Terminals (RT), and Bus Monitors (BM) in avionics systems.

Silicon Resources Requirements

The core can be mapped to any ASIC technology and FPGA devices from Intel/Altera, Lattice, Microsemi, or Xilinx, and its silicon resources requirements depend on its configuration. The following table provides indicative implementation results.

Configuration

Target Technology

Area

BC-Only

Altera, Arria10

5,400 ALMs, 2 DSPs, 2 M20K

Xilinx, Kintex7

6,900 LUTs, 3 DSPs, 0 BRAM

RT-Only

Altera, Arria10

2,950 ALMs, 0 DSP, 1 M20K

Xilinx, Kintex7

2,900 LUTs, 0 DSPS, 1 BRAM

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

 

 

tw    fbk    li    li    li
Top of Page