JPEG-EX-F Core — Lattice Implementation Results

The JPEG-EX-F can be mapped to any Lattice Device (provided sufficient silicon resources are available) and optimized to suit the particular project’s requirements. The following table provides sample implementation and performance data the core configured to process 2 pixels per cycle (JPEG-EX-F/2) and under its default configuration. Note that the implementation figures do not represent the highest speed or smallest area possible for the core. Please contact CAST to discuss silicon resource utilization and performance for your target technology.

Family /

Device
Logic Block RAMs

DSP

Comp.

Fmax

(MHz)
ECP5U / LAE5U-12F

16.471 Slices

21,962 LUT4s
21
20
104

close window