The JPEG-D megafuction is a standalone and high-performance JPEG decoder for still image and video decompression applications.

One of the fastest available JPEG decoders, the JPEG-D can decode at Full HD (1080p30) or higher rates, even in low-cost Cyclone-II devices. Full compliance with the Baseline Sequential DCT mode of the ISO/IEC 10918-1 JPEG standard makes the JPEG-D megafuction ideal for interoperable systems and devices. In addition to decoding standard Baseline JPEG streams, the megafuction is also capable of decompresing the video payload of many (de facto) standard motion JPEG container formats.

Evaluation designs show that the megafuction fits in a variety of Altera devices, requiring, for example, approximately 6,600 LEs for a Cyclone-III implementation. Its heavily optimized architecture enables a very high performance, reaching processing rates of up to 140 MSamples/sec in a Stratix-II device.

The megafuction is designed with easy to use, fully controllable and FIFO-like, streaming input and output interfaces. Being carefully designed, rigorously verified and silicon-proven, the JPEG-D is a reliable and easy to integrate megafuction. Its deliverables include a complete verification environment and a bit-accurate software model.

Applications

The JPEG-D megafuction is suitable for implementing a variety of digital imaging applications, including:

- Home entertainment devices (set-top boxes, network media players etc)
- Portable multimedia devices (media players, mobile phones etc)
- Digital printing devices
- Medical imaging systems
- Video conference systems
- Surveillance systems

Block Diagram

![JPEG-D Block Diagram]

Features

**Baseline ISO/IEC 10918-1 JPEG Compliance**
- Up to four Huffman Tables (two DC, two AC)
- Up to four quantization tables
- Up to four color components
- Supports all possible scan configurations and all JPEG formats for input and output data
- Supports any image size up to 64K x 64K
- Supports DNL and restart markers

**Additional Processing Capabilities**
- Motion JPEG payload decoding

**Designed for Easy Integration**
- Standalone operation
- Automatic self-programming by JPEG markers parsing
- Marker errors catching
- Broadcasting of decoded image parameters for controlling peripherals such as a block-to-raster scan converter
- Optional block-to-raster conversion

**Designed for High Quality**
- Robust verification environment includes bit-accurate software model
- ASIC and FPGA proven in multiple designs
- Easily fits most Altera device families (see implementation results table)
**Functional Description**

The JPEG-D is fully self-configured by parsing the marker segments that are present in the input Baseline JPEG stream. The megafunction checks also the input JPEG marker segments against errors and signals in case it detects any. The decoded image parameters are made available for controlling peripherals such as a block-to-raster scan converter.

Following the parsing of the marker segments, the JPEG-D decodes the entropy coded data segment(s) and outputs the decoded image samples in their native MCU block scan order.

Designed for continuous data flow, the JPEG-D can address the most demanding image and video decompression applications.

**Implementation Results**

JPEG-D reference designs have been evaluated in a variety of technologies. The following sample Altera are obtained after speed optimization during synthesis and place and route, while assuming that all megafunction I/Os are routed off-chip.

<table>
<thead>
<tr>
<th>Altera Device</th>
<th>Logic</th>
<th>Fmax (MHz)</th>
<th>Special Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cyclone EP1C12-C6</td>
<td>8,796 LEs</td>
<td>85 MHz</td>
<td>7 M4K</td>
</tr>
<tr>
<td>Cyclone-II EP2C8-C6</td>
<td>6,796 LEs</td>
<td>112 MHz</td>
<td>7 M4K 19 DSP</td>
</tr>
<tr>
<td>Cyclone-III EP3C10-6</td>
<td>6,619 LEs</td>
<td>120 MHz</td>
<td>6 M9K 18 DSP 9-bit</td>
</tr>
<tr>
<td>Stratix EP1S10-C5</td>
<td>6,158 LEs</td>
<td>95 MHz</td>
<td>7 M4K / 1 M512 18 DSP</td>
</tr>
<tr>
<td>Stratix-II EP2S15-C3</td>
<td>6,053 ALUTs</td>
<td>140 MHz</td>
<td>7 M4K / 1 M512 18 DSP</td>
</tr>
<tr>
<td>Hardcopy-II HC210</td>
<td>55,220 HCELLs</td>
<td>192 MHz</td>
<td>12 M4K 36 DSP</td>
</tr>
</tbody>
</table>

**Support**

The megafunction as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

**Verification**

The megafunction has been verified through extensive synthesis, place and route and simulation runs. It has also been embedded in several products, and is proven in both ASIC and FPGA technologies.

**Deliverables**

The megafunction is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The Altera version includes:

- Post-synthesis VQM or QXP netlist
- Sophisticated self-checking Testbench (Verilog versions use Verilog 2001)
- Software (C++) Bit-Accurate Model and test vector generator
- Simulation scripts, test vectors and expected results
- Place and route scripts
- Comprehensive user documentation, including detailed specifications and a system integration guide

**Related Megafunctions**

- CMMI-JPEG Multimedia Interface – adds an AHB interface to the JPEG-D megafunction.

---

CAST, Inc. 11 Stonewall Court
Woodcliff Lake, NJ 07677 USA
tel 201-391-8300 fax 201-391-8694
Copyright © CAST, Inc. 2013, All Rights Reserved.
Contents subject to change without notice.
Trademarks are the property of their respective owners.