PDF datasheets:

ASIC
Altera Xilinx

Related information:

CAST encryption cores overview

White Paper:
AES Encryption and CAST’s AES IP Cores (PDF)

Security IP Core MD5 Message Digest Processor Core

The MD5 core is a high performance implementation of the MD5 Message Digest algorithm, a one-way hash function, compliant with RFC1321. The core is composed of two main modules, the MD5 Engine Module and the Input Interface Module as shown in the block diagram. The MD5 Engine Module applies the MD5 loops on a single 512-bit message block, while the Input Interface Module performs the message padding.

The processing of one 512-bit block is performed in 66 clock cycles and the bit-rate achieved is 7.75Mbps / MHz on the input of the MD5 engine.

The MD5 core is equipped with easy to use fully stallable interfaces both for input and output. These are designed to permit the user’s application to stop the data stream from the core when it is not able to receive data or to stop the input stream towards the core according to data arrival rate.

See representative implementation results (each in a new pop-up window):

Applications

The high-performance MD5 core is suitable for a variety of applications, including:

E-commerce
Data integrity
Bulk Encryption
High speed networking equipment
Secure wireless applications

Features

Compliant to the RFC1321 specification of MD5.
2**64-1 bits maximum message length.
Bit padding.
Supported Message lengths multiple of 8-bits.
Initial values of Chaining Variables selected before synthesis
66 processing cycles per message block
Fully stallable input and output interfaces, ideal for streaming applications.
Optimized design for ASIC or FPGA implementations.
Robust verification environment includes bit-accurate software model

Block Diagram

MD5 Block Diagram

Functional Description

The input message data is passed in 32-bit words to the core, masked with the input_valid signal. As long as the input_ready signal is active, the external application should keep feeding input data to the core. When the core has received a complete message 512-bit packet, it pauses the input stream, and continues the message processing internally. When the message is processed and the core is ready for the next message, the core permits input data to be fed again. On the final message block, when the last 32-bit word is written, the last_word input must be activated, to indicate that a hash value has to be generated to the core’s output. Along with the last_word, the last_bytes input must indicate how many bytes are valid in the last word, so that the padding unit knows how many bytes to pad.
The core can easily be modified to support programmable Initial Vectors for the Chaining Variables in place of the constants defined in the algorithm’s specification.

Support

The MD5 core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Verification

The MD5 core has been verified through extensive simulation and rigorous code coverage measurements. It has also been verified in a prototyping FPGA board platform.

Export Permits

This encryption technology is governed internationally by export regulations. Immediate export of the core is permitted to the following countries for uses not related to weapons of mass destruction:

Argentina	Russia
Australia	South Korea
Canada	Switzerland
European Union Member States	Turkey
Japan	Ukraine
New Zealand	United States
Norway

Please contact CAST to discuss delivery to other destinations; approval is subject to the applicable export licenses being granted. The license can be generated from either the EU or the USA. Please note that licensees are responsible for complying with the applicable requirements for re-export of electronics containing strong encryption technology.

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation:

HDL (VHDL or Verilog) RTL source code (ASICs) or post-synthesis EDIF netlist (FPGAs)
Synthesis script (ASICs) or place and route script (FPGAs)
Simulation script, vectors and expected results
Sophisticated self-checking Testbench (Verilog versions use Verilog 2001)
Software (C++) Bit-Accurate Model
Comprehensive user documentation, including detailed specifications and a system integration guide

Download PDF datasheets for more info: ASIC | Altera | Xilinx