

Performance and Area

ZipAccel-D silicon resources requirements and throughput depends on its configuration. Also ZipAccel-D performance can scale by using multiple core instances.

The following are sample implementation results for different configurations of the core on an Kintex Ultrascale device, and do not represent the smallest possible area requirements nor the highest possible clock frequency.

Family / Device	Huffman Tables	History Window	Freq. (MHz)	LUTs	BRAMs	Gbps
Kintex UltraScale xcku060-2	Dynamic	8,192	125	8,221	23.0	3.00
	Dynamic	16,384	130	8,243	25.0	3.12
	Dynamic	32,768	125	8,250	29.0	3.00
	Static	8,192	165	5,375	4.5	3.96
	Static	16,384	165	5,416	6.5	3.96
	Static	32,768	165	5,392	10.5	3.96

Contact CAST Sales for help defining likely configuration options and estimating implementation results for your specific system.

Verification

The core has been verified through extensive synthesis, place and route, and simulation runs. It has also been embedded in several commercially-shipping products, and is proven in both ASIC and FPGA technologies.

The core has been verified for interoperability with a number of software applications that use GZIP, ZLIB, or deflates compression.

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The ASIC version includes:

- HDL (Verilog) RTL source code
- Sophisticated Test Environment
- Simulation scripts, test vectors and expected results
- Synthesis script
- Comprehensive user documentation

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Related Cores

- ZipAccel-C: GZIP/ZLIB/Deflate Data Compression Core