



JPEGLS-E

JPEG-LS Encoder Megafunction


The JPEGLS-E megafunction is a JPEG-LS encoder that forms a high performance solution for image and video lossless compression applications. Providing processing rates up to 161 MSamples/sec on FPGA, a single instantiation of JPEGLS-E suffices for the processing of high rate applications such as HDTV. Compliance with the ISO/IEC 14495-1 JPEG standard makes the JPEG-LS encoder megafunction ideal for any cross platform application such as professional cameras, medical and satellite imaging systems. The megafunction is originally provided with FIFO-like pixel and stream input/output interfaces, but other standard interfaces (e.g. AMBA) are also available. Being carefully designed, and rigorously verified, the JPEGLS-E is a reliable and easy-to-integrate megafunction. Ease of integration is served by a complete verification environment, and additional aids for system on chip simulation.

Applications

The JPEGLS-E can be utilized in a variety of image and video lossless compression encoder applications including:

- Medical imaging
- Satellite imaging
- Professional digital cameras

Block Diagram



Features

ISO/IEC 14495-1 JPEG-LS Compliance

- Programmable local gradient thresholds and context parameters reset threshold value (up to 64)
- Grayscale or 3 component images
- 4:4:4, 4:2:2, 4:1:1 and 4:2:0 sub-sampling formats
- Supports only single scan encoding
- Any image size from 4 x 4 up to 64k x 64k
- 2 up to 16 bits per sample

Ease of Integration

- Single clock per input sample encoding
- Programmable through standard JPEG-LS stream marker segments (supporting SOI, SOF55, SOS, LSE, EOI, APPn and COM)
- Automatic headers generation
- Automatic program-once encode-many operation

Design Quality

- Robust verification
- Scan-ready design

Functional Description

The JPEGLS-E is configured by feeding it with JPEG headers containing image format and encoding options data. The megafunction's configuration can be modified after the encoding of one or multiple frames. Image samples in any color space format are input to the JPEGLS-E in raster scan order. Consuming a single clock cycle per image sample, the JPEGLS-E can address the most demanding frame-based video compression applications. The JPEGLS-E outputs a complete JPEG-LS compliant data stream, including JPEG-LS headers.

Implementation Results

JPEGLS-E reference designs have been evaluated in a variety of technologies. The following are sample Altera results for maximum line of 1024 8-bit samples for 3-component images. Implementation figures are obtained after speed optimization during synthesis and place and route, while assuming that all megafunction I/Os are routed off-chip.

Altera Device	Logic	Frequency	Special Features
Cyclone EP1C12-C6	10,673 LEs	80 MHz	29 M4K
Stratix EP1S20-C6	11,316 LEs	83 MHz	29 M4K
CycloneII EP2C20-C6	10,894 LEs	99 MHz	29 M4K
StratixII EP2S15-C3	9,875 ALUTs	102 MHz	29 M4K
HardcopyII HC210 -C6	45,535 HCells	204 MHz	29 M4K

Support

The megafunction as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Verification

The megafunction has been verified through extensive simulation and rigorous code coverage measurements. The megafunction is silicon proven in FPGA technologies.

Deliverables

The megafunction includes everything required for successful implementation. The Altera version includes:

- Post-synthesis EDIF netlist
- Sophisticated HDL Testbench (Verilog versions use Verilog 2001)
- Bit-Accurate Model
- Simulation script, vectors, expected results, and comparison utility
- Place and route script
- Comprehensive user documentation, including detailed specifications and a system integration guide