Request more info on this core PDF datasheets: ASIC Xilinx

Image Conversion IP Core BRC JPEG Block to Raster Scan Converter Core

On this page: Description | Implementation Results | Features | Applications | Deliverables

Digital image display devices, both static and video, need image samples on a line-by-line / pixel-by-pixel basis; a scheme well known as raster scan. On the other hand many image processing - transform algorithms work on a block-by-block basis. Typical image processing examples of this kind include types of the N x M image processing filter matrices such as smoothing filters, edge detection filters, noise reduction filters etc.

In the image transform context a well known example is the 2D-Discrete cosine transform (2D-DCT), especially the 8x8 block 2D-DCT, found among others in the MPEG video compression and in JPEG image compression. Streaming applications and applications that cannot afford a full frame buffer but still wish to display such a block-by-block based algorithm processed image face the need of on-the-fly conversion from blocks to raster scan pixels. Our BRC Block-to-Raster core is designed to be the perfect standalone and on-the-fly conversion solution for applications that need to display decompressed image data that have been compressed using the JPEG image compression algorithm. Its use can be extended also to other applications that need to display incoming rectangle pixel blocks.

The BRC is a microcode-free design developed for reuse in ASIC and FPGA implementations. The design is strictly synchronous with positive-edge clocking, no internal tri-states and a synchronous reset; therefore scan insertion is straightforward.

See representative implementation results (each in a new pop-up window):

Features

• JPEG MCU order to raster scan
• Full streaming support
• Supported component sampling factors
  • 4:4:4
  • 4:2:2
  • 4:1:1 (horizontal)
  • 4:4:4:4 (CMYK)
  • 1:0:0 (grayscale)
• 8 bit sample precision
• De-padding
• Up-sampling
• Sustained per cycle operation
• Does not insert extra idle cycles and compensates host stalls – perfect for video encoders
• High throughput – over 100 MSamples on FPGA platforms
• Standalone operation
• Fully stallable interfaces
• Low power standby mode via global synchronous register enable
• Hardware proven
  

Applications

• JPEG decompression - display applications
• Digital Camcorders
• Digital Cameras
• Surveillance systems
• Printers

Deliverables

The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation:

• HDL RTL source code (ASICs) or post-synthesis EDIF netlist (FPGAs)
• Sophisticated self-checking Testbench (Verilog versions use Verilog 2001) including external FIFOs, buffers, models of interfaces, and the core
• Simulation script, vectors, expected results, and comparison utility
• Synthesis script (ASICs) or place and route script (FPGAs)
• Comprehensive user documentation, including detailed specifications and a system integration guide

On this page: Description | Implementation Results | Features | Applications | Deliverables

Download PDF datasheets for more info: ASIC | Xilinx

  This core developed by the multimedia experts at Alma Technologies S.A.