

CPU Subsystem Total Power Consumption

Understanding the Factors
and Selecting the Best IP



Nikos Zervas
VP Marketing CAST, Inc.

December 2012

Overview

- ▶ Comparing Processor Power Ratings
- ▶ Understanding the Energy Impact of:
 - Processor Performance
 - Processor Area
 - Processor Code Size
 - Processor support to Dynamic Power Management



Please type in any Questions and we'll answer them after the presentation (or email questions to me later)

The $\mu\text{W}/\text{MHz}$ Quest

Process Node	Synthesized Frequency	Power Consumption	Silicon Area
28HP	100 MHz	2.3 $\mu\text{W}/\text{MHz}$	0.01 mm^2
40LP	100 MHz	4.4 $\mu\text{W}/\text{MHz}$	0.01 mm^2
65LP	100 MHz	8.6 $\mu\text{W}/\text{MHz}$	0.03 mm^2
90LP	100 MHz	10.3 $\mu\text{W}/\text{MHz}$	0.05 mm^2
180LP	100 MHz	69.2 $\mu\text{W}/\text{MHz}$	0.22 mm^2

* All results are for template processor configuration. Frequency is slow process corner, nominal Vdd minus 10%, 125°C, SVt only. Power consumption is typical process, nominal Vdd, 25°C. Area is floorplanned, excluding RAMs. Additional details available upon request.

low-power
very low-power
the lowest-power

Leakage current **	Dynamic Power consumption **
< 6.6 μW	65 $\mu\text{W}/\text{MHz}$
-	6.6 μW
-	95 $\mu\text{W}/\text{MHz}$
-	-

(*) In slow case conditions for TSMC 0.18 μm GP process (1.62 V, 125°C)
 (**) In typical case conditions for TSMC 0.18 μm GP process (1.8 V, 25°C)
 (1) Configuration 050:Core only
 (2) Configuration 051:2 timers 16-bit, 1 UART, 1 interrupt controller, 1 GPIO module, 1 JTAG emulation interface, 1 breakpoint module



Vital Statistics

- 0.042 mm^2 in 90 nm
- 10.85 $\mu\text{W}/\text{MHz}$ in 90 nm
- 400 MHz in 90 nm

► $\mu\text{W}/\text{MHz}$ is like MPG but worse!


- No standard driving cycle
- No “City” and “Highway”

► Challenging to get comparable stats from different vendors

- What process, library, or corner operating conditions?
- What optimization, toggle activity, or tool flow?

Comparing Apples to Apples


- ▶ “General-Purpose” vs. “Low-Power” at same geometry can be $\geq 50\%$ greater
- ▶ Optimizing for speed and high frequency can use $\geq 50\%$ more power than optimizing for area, power, and low frequency
- ▶ Activity statistics (i.e., software running on the processor) make a big difference in power estimates
- ▶ Look at the footnote for processor configuration, missing clock-trees, register files, etc.



 **Compare $\mu\text{W}/\text{MHz}$ for your design!!!**

$\mu\text{W}/\text{MHz}$ Ratings Aren't Enough

- ▶ **Energy** is what gets consumed


$$P = \lim_{\Delta t \rightarrow 0} \frac{\Delta W}{\Delta t} = \frac{dW}{dT}$$

- ▶ A processor's Energy Efficiency depends on:
 - Processor **Performance**
 - Processor **Area**
 - Processor **Code Size**
 - Ability to apply **Power Management**

Performance and Energy

- ▶ Higher performance allows doing more in less time, and sleeping for a longer time
 - Requires less energy to complete a given task
- ▶ Higher performance allows lower clock rates
 - Reduces clock tree and CPU power when active
 - Enables use of HVT cells and allows smaller implementation, both decreasing power leakage

 **Faster Processors can be more Energy Efficient!**

- ▶ **Example 1:** Application requires the processor to deliver 100 DMIPS in 1 second and then sleep.


Processor	$\mu\text{W}/\text{MHz}$	DMIPS/MHz	Required Clock Freq. (MHz)	Time (Sec) to Complete the Task	Energy (μ) to Complete the task
BA22	0.020	1.7	58.82	1.00	1.18
Cortex-M0	0.016	0.98	102.04	1.00	1.63
Cortex-M3	0.032	1.25	80.00	1.00	2.56

- ▶ **Example 2:** Processor runs at 50MHz and needs to deliver 200 DMIPS ASAP and then sleep.

Processor	$\mu\text{W}/\text{MHz}$	DMIPS/MHz	Clock Freq. (MHz)	Time (Sec) to Complete the Task	Energy (μ) to Complete the task
BA22	0.020	1.7	50	2.35	2.35
Cortex-M0	0.016	0.98	50	4.08	3.27
Cortex-M3	0.032	1.25	50	3.20	5.12

Area and Energy

- ▶ With short active periods and long idle periods, idle energy can be equally or more important than active energy
- ▶ Leakage currents and therefore idle energy is more or less proportional to area



 **Smaller Processors can be more Energy Efficient!**

- ▶ **Example 3:** Application requires the processor running at 10MHz to deliver 100 DMIPS every day

Processor	Active Power ($\mu\text{W}/\text{MHz}$)	Static Power (μW)	DMIPS/ MHz	Time to Complete the Task (sec)	Energy to Complete the task (μJ)	Idle Time per Day (sec)	Idle Energy per Day (μJ)	Total Energy per Day (μJ)
BA22 no MULDIV	0.015	0.0006	0.9	11.11	0.17	86388.9	51.8	52.00
BA22 with MULDIV	0.020	0.0010	1.7	5.88	0.12	86394.1	86.4	86.51

CPU or CPU + Memory?

	Active Power	Idle Power
Typical 32bit CPU @100 MHz, 90nm	5mW	0.01 mW
32KBytes SRAM Accessed@50MHz, 90nm	9mW	0.02-0.06 mW
OTP Read @ 10MHz, 90nm	5-50mW	~0
256Mb LP-DDR	180mW	3.5 mW (Standby) 0.01mW (idle)



Don't lose sight of the forest for the trees!!!

Code Size and Energy


Smaller code means:

- ▶ Smaller instruction memory size
 - Lower energy cost per access
- ▶ Fewer instruction memory accesses for a specific task
 - Lower energy for a specific task
- ▶ Reduced I-cache misses
 - Fewer accesses to the power-hungry central memory

 **Code-Size-Efficient means Energy-Efficient!**


► Example 4:

“Low-Power” Processor-A vs. “Code-Efficient” Processor B



Spare some $\mu\text{W}/\text{MHz}$ for DPM?

- ▶ Dynamic Power Management (DPM) techniques can significantly reduce energy consumption
- ▶ With a few more $\mu\text{W}/\text{MHz}$, a processor can:
 - Automatically gates clocks to unused modules
 - Broadcast idle/active state and provide means to externally gate their clocks
 - Allow SW control over CPU and bus frequencies



Putting it all together



The Easy Way

- ▶ Compare $\mu\text{W}/\text{MHz}$ ratings



Work with your vendors to characterize the processor cores for your application




The Right Way

- ▶ Profile your application needs, and weigh active vs. idle power
- ▶ Assess energy impact of processing power & area
- ▶ Take into account code size and memory energy
- ▶ Make sure there are no roadblocks to DPM

BA22: Energy Efficient 360°

Powerful




Automatic Clock Gating
Separate Clocks and Status Broadcasting
SW-Controlled Frequency Scaling

Advanced DPM Features

Small and Low Power

0.02 μ W/MHz (TSMC65LP)
15k-35k Gates (TSMC65LP)



Extreme Code Density

Next Steps with CAST

- ▶ Learn more at <http://www.cast-inc.com/ba22>
- ▶ See for yourself:
Try an evaluation to test
the BA22 in your environment
with your code
- ▶ Contact your local rep, or CAST Sales
 - Reps: <http://www.cast-inc.com/sales/offices.html>
 - info@cast-inc.com, +1 201.391.8300



Thank you for your attention!

- ▶ Questions and Answers
- ▶ Post-Webinar Survey

 **Slides available on our website**