CAST Introduces GZIP Accelerator Through New Intel FPGA Data Center Acceleration Ecosystem
WOODCLIFF LAKE, NJ USA, October 17, 2017
This GZIP lossless data compression reference design is available for the Intel Programmable Acceleration Card (Intel PAC) with Intel Arria 10 GX FPGA. It uses the ZipAccel-C GZIP/ZLIB/Deflate Compression IP Core, and has been designed with QuickPlay® in partnership with Accelize®. The GZIP Accelerator Function is part of the expanded Intel® FPGA Design Solutions Network (DSN), of which CAST is an early member. read more ...
CAST Drives Automotive IP Forward with New AVB/TSN Ethernet and SAE J2716 Sensor Bus Cores plus CAN-FD Time-Stamping
WOODCLIFF LAKE, NJ USA, June 13, 2017
New IEEE 802.1AS AVB/TSN and SENT/SAE J2716 Cores now available; CAN/CAN-FD Controller Core now supports AUTOSAR-compliant time-stamping read more ...
CAST Adds DO-254 Avionics Interface Cores though New Partnership with Nolam
Woodcliff Lake, NJ, June 01, 2017
DO-254 compliant avionics bus IP cores now available from CAST — MIL-STD 1553, ARINC 429, and ARINC 825 — proven in the field and sourced from new CAST partner Nolam Embedded Systems. read more ...
Novatek Reduces TV Boot Time with Data Decompression IP Core from CAST
WOODCLIFF LAKE, NJ USA, May 16, 2017
Novatek Microelectronics Corp., a customer of semiconductor IP provider CAST, Inc., has applied a data decompression IP core to achieve a major consumer benefit: significantly reduced start-up delay in digital televisions. read more ...
Geon Secure Execution Processor Brings Royalty-Free Protection to IoT Devices
IoT DevCon, Santa Clara, CA, April 26, 2017
The Geon Secure Execution Processor builds cryptographic protection of critical code and data into a low-power, high-performance, BA2x 32-bit processor IP core. read more ...
CAST Becomes Member of ESD Alliance
REDWOOD CITY, CA, April 18, 2017
The Electronic System Design Alliance (ESD Alliance), an international association of companies providing goods and services throughout the semiconductor design ecosystem, today announced Semiconductor intellectual property (SIP) provider CAST, Inc. has become a member. CAST, Inc. will lend its IP expertise to SIP working group to help chart direction. read more ...
CAST Expands CAN Bus Solutions Suite with New PHY Daughter Card
WOODCLIFF LAKE, NJ USA, March 14, 2017
Announced at Embedded World: new daughter card for connecting a system using a CAN controller to the physical CAN bus expands CAST's CAN IP solutions set. read more ...
New Video Compressor and Camera Processor Cores Expand CAST’s IP Line
WOODCLIFF LAKE, NJ USA, January 18, 2017
CAST, Inc. recently added two media processing cores to its extensive line of semiconductor intellectual property cores and subsystems: H.264-E-HIS - High 10 Intra Profile Encoder and CAMFE - Camera Front-End Processor. read more ...
CEITEC chooses 8051 IP from CAST for Embedded Security Controller Platform
WOODCLIFF LAKE, NJ USA, December 01, 2016
CEITEC S.A., one of the most advanced semiconductor design and manufacturing firms in Latin America, has chosen an 8051-compatible microcontroller IP core from CAST, Inc. for its new embedded security controller platform. read more ...
CAN Bus Design IP from CAST Now Bundles In Avery Verification IP
WOODCLIFF LAKE, NJ AND TEWKSBURY, MA, November 01, 2016
CAN 2.0/FD Bus Controller IP core with 30-day free verification IP license: CAST and Avery Design Systems have partnered to deliver a proven, cost-effective, ready-to-run design and verification package for automotive and other applications of the CAN Bus. read more ...
This presentation given at the REUSE 2017 conference describes how reliable silicon and software IP with the right features is key for the timely design of today's complex automotive electronics.
See more Blog posts >>>
Warren and Nikos talk about the IP industry and how CAST has been successful in it by satisfying customer needs with unique IP. Filmed at the REUSE IP conference and trade show in December, 2016.
See more Video blog posts >>>
Latest White Paper
In this paper we look at how IP cores for hardware GZIP/Deflate based data compression and decompression can significantly reduce power consumption in large categories of IoT devices. We will further show through multiple examples that the power reductions to be gained far exceeds the active and idle power usage of the additional compression and decompression cores.
See more White Paper blog posts >>>